EEWORLDEEWORLDEEWORLD

Part Number

Search

MPC97H74FA

Description
IC pll clk generator 1:14 52lqfp
Categorysemiconductor    Analog mixed-signal IC   
File Size223KB,12 Pages
ManufacturerFREESCALE (NXP)
Download Datasheet Compare View All

MPC97H74FA Overview

IC pll clk generator 1:14 52lqfp

Freescale Semiconductor
Technical Data
MPC97H74
Rev 4, 1/2005
3.3 V 1:14 LVCMOS PLL Clock
Generator
The MPC97H74 is a 3.3 V compatible, 1:14 PLL based clock generator
targeted for high performance low-skew clock distribution in mid-range to
high-performance networking, computing and telecom applications. With output
frequencies up to 125 MHz and output skews less than 175 ps the device meets
the needs of the most demanding clock applications.
Features
1:14 PLL based low-voltage clock generator
3.3 V power supply
Internal power-on reset
Generates clock signals up to 125 MHz
Maximum output skew of 175 ps
Two LVCMOS PLL reference clock inputs
External PLL feedback supports zero-delay capability
Various feedback and output dividers (see application section)
Supports up to three individual generated output clock frequencies
Drives up to 28 clock lines
Ambient temperature range -40°C to +85°C
Pin and function compatible to the MPC974
52-lead Pb-free Package Available
MPC97H74
3.3 V 1:14 LVCMOS
PLL CLOCK GENERATOR
FA SUFFIX
52-LEAD LQFP PACKAGE
CASE 848D-03
Functional Description
The MPC97H74 utilizes PLL technology to frequency lock its outputs onto an
input reference clock. Normal operation of the MPC97H74 requires the
connection of the PLL feedback output QFB to feedback input FB_IN to close the
PLL feedback path. The reference clock frequency and the divider for the
feedback path determine the VCO frequency. Both must be selected to match the
VCO frequency range.
The MPC97H74 features frequency programmability between the three output bank outputs as well as the output to input
relationships. Output frequency ratios of 1:1, 2:1, 3:1, 3:2, and 3:2:1 can be realized. Additionally, the device supports a separate
configurable feedback output which allows for a wide variety of input/output frequency multiplication alternatives. The VCO_SEL
pin provides an extended PLL input reference frequency range.
The REF_SEL pin selects the internal crystal oscillator or the LVCMOS compatible inputs as the reference clock signal. Two
alternative LVCMOS compatible clock inputs are provided for clock redundancy support. The PLL_EN control selects the PLL
bypass configuration for test and diagnosis. In this configuration, the selected input reference clock is routed directly to the output
dividers bypassing the PLL. The PLL bypass is fully static and the minimum clock frequency specification and all other PLL
characteristics do not apply.
The MPC97H74 has an internal power-on reset.
The MPC97H74 is fully 3.3 V compatible and requires no external loop filter components. All inputs (except XTAL) accept
LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50
transmission
lines. For series terminated transmission lines, each of the MPC97H74 outputs can drive one or two traces giving the devices an
effective fanout of 1:28. The device is pin and function compatible to the MPC974 and is packaged in a 52-lead LQFP package.
AE SUFFIX
52-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 848D-03
© Freescale Semiconductor, Inc., 2005. All rights reserved.

MPC97H74FA Related Products

MPC97H74FA
Description IC pll clk generator 1:14 52lqfp
DM9000 Series
Shenzhen Aixinwen Technology Co., Ltd. is the authorized agent of Taiwan Lianjie International [www.davicom.com.tw] in mainland China. It mainly deals in Ethernet chips and supporting components.??con...
blackaxw Embedded System
Improving Oscilloscope Testing of Low-Speed Serial Buses
Improving Oscilloscope Capabilities for Testing Low-Speed Serial Buses Designers working with leading-edge serial buses and narrow buses such as HDMI and SATA have long known that oscilloscopes are ex...
凡实测控 Automotive Electronics
How to Reduce EMI in Switching Power Supply Circuits
In the miniaturization design of switching power supplies, increasing the switching frequency can effectively increase the power density of the power supply. However, as the switching frequency increa...
灞波儿奔 Analogue and Mixed Signal
[GD32L233C-START Evaluation] 16. RT-Thread event set wakes up tasks from interrupts
[i=s]This post was last edited by freeelectron on 2022-2-7 13:07[/i]related articles: [GD32L233C-START Review] 1. GD32L233C-START with obvious advantages and disadvantages (unboxing) [GD32L233C-START ...
freeelectron GD32 MCU
Good news! If you buy Wuzhi openmv3 now, you can also participate in cashback + lucky draw! Come and join the openmv army!
[size=4]Color recognition, shape recognition, face recognition, pupil recognition, image feature recognition... Want to quickly implement image recognition and other applications; or you want to deepl...
okhxyyo DIY/Open Source Hardware
EEWORLD University Hall - Comic Illustrations of Deep Learning
Comic illustration of deep learning : https://training.eeworld.com.cn/course/5325Comic book illustration of deep learning...
抛砖引玉 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号