1812H2002P00DQT datasheet, PDF

1812H2002P00DQT: DescriptionCeramic Capacitor, Multilayer, Ceramic, 200V, 25% +Tol, 25% -Tol, C0G, 30ppm/Cel TC, 0.000002uF, Surface Mount, 1812, CHIP; CategoryPassive components capacitor; File Size926KB，7 Pages; ManufacturerSyfer

Download Datasheet Parametric View All

1812H2002P00DQT Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 25% +Tol, 25% -Tol, C0G, 30ppm/Cel TC, 0.000002uF, Surface Mount, 1812, CHIP

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Objectid	1699097003
package instruction	, 1812
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	0
capacitance	0.000002 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	3.2 mm
JESD-609 code	e0
length	4.5 mm
Manufacturer's serial number	1812
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	25%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, 7 INCH
positive tolerance	25%
Rated (DC) voltage (URdc)	200 V
series	SIZE(HIGH Q)
size code	1812
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn90Pb10) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	3.2 mm

CMOS Low Dropout Linear Regulator: "CMOS Low Dropout Linear Regulator" systematically introduces the design technology of CMOS low dropout linear regulator (LDO) chip, including system structure and composition, as well as reference ci...; arui1999 Download Centre

What are the advantages and disadvantages of BMS controlling the positive end of the battery and controlling the negative end?: What are the advantages and disadvantages of BMS controlling the positive end of the battery and controlling the negative end?...; QWE4562009 Discrete Device

FPGA embedded system design.part1.rar: FPGA embedded system design.part1.rar...; zxopenljx EE_FPGA Learning Park

Come on Shenzhen: Today is the third day that Shenzhen has pressed the pause button and insists on working from home....; Fred_1977 Talking

Pingtouge RISC-V development board--STEP2--CDK environment construction learning, let the LED light start flashing: [i=s]This post was last edited by ylyfxzsx on 2022-3-13 12:02[/i]First, download the SDK and software package of the RVB2601 development board from the official website of Pingtou Ge. The SDK package ...; ylyfxzsx XuanTie RISC-V Activity Zone

HPM6750 Evaluation of Pioneer Semiconductor Step 4 (FreeRTOS+TinyUSB+LVGL) Comprehensive Example: 0. Since adding TinyUSB components based on the lvgl example on RT-Thread Studio has conflicts, FreeRTOS is used for development this time. 1. First, adjust CMakeLists.txt based on \hpm_sdk\samples\li...; arilink Domestic Chip Exchange

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components