EEWORLDEEWORLDEEWORLD

Part Number

Search

O08-N-C10000-O-D-A-3-G-X

Description
LVCMOS Output Clock Oscillator
File Size331KB,2 Pages
ManufacturerWi2Wi
Environmental Compliance
Download Datasheet Parametric View All

O08-N-C10000-O-D-A-3-G-X Overview

LVCMOS Output Clock Oscillator

O08-N-C10000-O-D-A-3-G-X Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1987879459
package instructionGULLWING, DIP-8/4
Reach Compliance Codecompliant
Other featuresSYMMETRY OF 55/45% ALSO AVAILABLE
maximum descent time8 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency100 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVCMOS
Output load5 TTL, 15 pF
longest rise time8 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry60/40 %
Terminal surfaceGold (Au)
O08-Series Specifications
13.20L x 13.20W x 5.60H (mm)
PDI Model
O08-Series
provides precision timing in a hermetically sealed
Dip8 package, and is available in both standard and custom frequencies
and configurations. PDI provides quick-turn sampling for your proto-typing
needs, mass production capability, and competitive pricing.
ex)
O08—T—25000X—C—D—B—3—R—X
*
ENABLE
T
= Tri-State
N
= No/Connect
FREQUENCY
00030X-99999X
=
0.0300 MHz –
99.999 MHz
C10000-C20000
=
100.00 MHz –
200.00 MHz
OUTPUT
C
= TTL/CMOS
O
= LVCMOS
H
= HCMOS
FREQUENCY
STABILITY
B
= ±25 **
C
= ±50
D
= ±100
S
= Special
OPERATING
TEMPERATURE
A
= 0 to +70°C
B
= -20 to +70°C
D
= -40 to +85°C
E
= -55 to +125°C
S
= Special
SUPPLY
VOLTAGE
1
= 1.8
2
= 2.5
F
= 3.0
3
= 3.3
5
= 5.0
PACKAGE
G
= Surface
Mount Gull Wing
R
= Tape & Reel
S-Z
= Special
Circumstances
X
= Thru Hole
** - Not available -55 to +125°C
* - for standard or assigned for customization.
Parameter
Frequency Range
*1
Frequency Stability
*1
Temperature Range
*1
Low
High
All Causes (Maximum )
*2
Operating
Storage
0.030000 to 23.999999 MHz
24.000000 to 49.999999 MHz
50.000000 to 69.999999 MHz
70.000000 to 200.000000 MHz
5.0
Supply Voltage
*1
(±10%)
3.3
3.0
2.5
Units
1.8
V
MHz
ppm
°C
°C
10
12
15
25
mA
Supply Current (Maximum)
Output Options
Load
Duty Cycle (at 50% Vcc)
Rise/Fall Times (Maximum)
Start up Time (Maximum)
Output Voltage Levels
Rise Time (10% to 90% Vcc)
Fall Time (90% to 10% Vcc)
High (Minimum)
Low (Maximum)
High (See below) or Open
Low (See below)
*3
High Value (Minimum)
Low Value (Maximum)
*3
Disable Current (Maximum)
*3
Enable Delay Time (Maximum)
Disable Delay Time (Maximum)
Pin 1 (Tri-State) (Option)
0.030000
166.000
200.000
Per Option
Per Option
- 55 to +125
20
15
15
15
30
20
20
20
40
30
30
30
60
45
45
45
C&H
C&O
15pF/10 TTL gates
40 to 60% (45 to 55% option)
10
8
8
7
10
8
8
7
10
90
10
Enable
Disable
80
80
80
80
20
20
20
20
10
10
10
10
10
150
6
6
ns
ms
% Vcc
80
20
10
% Vcc
% Vcc
uA
ms
ns
*1 - Not all Frequency/Temperature/Voltage combinations are available.
*2 - Inclusive of Tolerance @25°C, Operating Temperature, Supply Voltage, Load, Aging, Shock and Vibration.
*3 - Internal crystal oscillation halted.
REV:
NA
SIZE:
A
CAGE:
0S4G1
1
of
2
[Sipeed LicheeRV 86 Panel Review] 11- Audio Recording and Playback Test
1 ALSA audio tools under Linux ALSA (Advanced Linux Sound Architecture) is the mainstream audio structure on Linux https://www.alsa-project.org/wiki/Main_PageCommonly used ALSA tools include:arecord: ...
DDZZ669 Domestic Chip Exchange
Reduce the allegro brd layout file version from 17.2 to 16.6
[i=s] This post was last edited by yepeda on 2019-5-5 17:26 [/i] [color=#000][backcolor=rgb(252, 252, 252)][font="]Due to the strict restrictions on cadence versions, once upgraded to a higher version...
yepeda PCB Design
UWB Market Outlook
In his latest report, "Ultra Wideband Market Analysis 2021", Giorgio Zanella, a market analyst at Techno Systems Research, said that the current UWB (ultra wideband) market we often discuss consists o...
兰博 RF/Wirelessly
FPGA Design Rules
...
至芯科技FPGA大牛 FPGA/CPLD
Can single-threaded applications develop asynchronous tasks? How does the ACE JS framework do it?
HarmonyOS 2 provides two application development languages: Java and JS. Java threading allows multiple tasks to run in parallel and fully utilize hardware resources to develop high-performance applic...
world开发 Creative Market
Protel/AD design software removes text
In some PCB designs, the silk screen characters do not need to be printed on the circuit board. For this design requirement, the following two solutions can be used to solve it:1. Provide the gerber f...
szjlcw PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号