MALREKA05AA168JM0K datasheet, PDF

MALREKA05AA168JM0K: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum, 63V, 20% +Tol, 20% -Tol, 6.8uF,; File Size109KB，8 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

MALREKA05AA168JM0K Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 63V, 20% +Tol, 20% -Tol, 6.8uF,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	955853635
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	6.8 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	5 mm
dielectric materials	ALUMINUM
ESR	19500 mΩ
length	11 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package form	Radial
method of packing	Ammo Pack
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	63 V
ripple current	60 mA
series	EKA
Terminal pitch	2.5 mm

China's chips look forward to new breakthroughs: China's chips face embarrassment, looking forward to new breakthroughs 2006-6-22　　Once upon a time, Chinese IC design companies seemed to have achieved a "clustered breakthrough in 'Chinese chips'". H...; ehk PCB Design

Hiring embedded software engineer: Headhunter position [Beijing] Job responsibilities: 1. Responsible for the company's video security project development. 2. Responsible for network video protocol (RTSP, RTP, SIP) analysis, video data...; ff318421749 Recruitment

dsp28335 AD sampling DMA transfer: [size=4]Three modes are configured: single mode, continuous mode and DMA transfer[/size] [size=4]The single mode is to call the acquisition function once, collect at a specified AD port, and sample wh...; fish001 DSP and ARM Processors

EEWORLD University ---- Webinar - How to quickly design power rails for Xilinx FPGA and SoC: Webinar - How to quickly design power rails for Xilinx FPGAs and SoCs : https://training.eeworld.com.cn/course/5283In this webinar in cooperation with farnell it will be discussed how to use the Texas...; hi5 Talking

EEWORLD University----simulink video tutorial: Simulink video tutorial : https://training.eeworld.com.cn/course/26681Simulink video tutorial...; 桂花蒸 Embedded System

Interleaved CCM Totem Pole Bridgeless Power Factor Correction (PFC) Reference Design: This design illustrates how to control this power stage using a C2000 MCU and LMG3410 GaN FET modules.To improve efficiency, this design uses adaptive dead time and phase shedding methods. Nonlinear v...; Jacktang Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components