EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SM0-671342V-45MHXXX:RD

Description
Dual-Port SRAM, 4KX8, 45ns, CMOS,
File Size663KB,14 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric View All

SM0-671342V-45MHXXX:RD Overview

Dual-Port SRAM, 4KX8, 45ns, CMOS,

SM0-671342V-45MHXXX:RD Parametric

Parameter NameAttribute value
Objectid1430723963
Reach Compliance Codeunknown
Maximum access time45 ns
JESD-30 codeX-XUUC-N48
memory density32768 bit
Memory IC TypeMULTI-PORT SRAM
memory width8
Number of functions1
Number of ports2
Number of terminals48
word count4096 words
character code4000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize4KX8
Output characteristics3-STATE
ExportableYES
Package body materialUNSPECIFIED
encapsulated codeDIE
Package shapeUNSPECIFIED
Package formUNCASED CHIP
Parallel/SerialPARALLEL
Certification statusNot Qualified
Minimum standby current2 V
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formNO LEAD
Terminal locationUPPER
New driver MM32F103 test (Part 3) UART+ADC
[i=s] This post was last edited by lising on 2018-10-31 18:18 [/i] This experiment uses the ADC peripheral of MM32F103C8T6 to collect the internal temperature of the chip, and sends it to the PC throu...
lising Motor Drive Control(Motor Control)
TMS320F28027F for power stage control
The TIDA-01168 reference design is a four-phase, bidirectional DC/DC converter development platform for 12V/48V automotive systems. This system uses two LM5170-Q1 current controllers and a TMS320F2802...
Jacktang Microcontroller MCU
Can anyone who knows about TSIP give me some advice?
I am going to make an audio processing board based on TSIP recently. The FPGA part is used as the processing module after AD comes in, and then it is handed over to the DSP end for audio processing th...
CHu_anZi FPGA/CPLD
Adjust the brightness of the LED provided by Zigbee
#include ioCC2530.h //Include header file. Generally, no modification is required. The header file contains the definition of special function registers. #define uint unsigned int #define uchar unsign...
Aguilera RF/Wirelessly
FPGA Design Flow
The FPGA design process is as follows:1. Design conception;2. Code writing;3. Compilation;4. Timing analysis;5. Simulation;6. Board verification.Design conception is the most important, while code wri...
zxopenljx FPGA/CPLD
Remote data transmission based on GD32F350
[i=s]This post was last edited by ylll75 on 2018-10-19 19:31[/i] [b][color=rgb(51, 51, 51)][font=-apple-system-font][size=16.5pt]Remote data transmission based on GD32F350[/size][/font][/color][/b][al...
ylll75 GD32 MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号