SFN06VD09GSLF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > SFN06VD09GSLF

SFN06VD09GSLF: DescriptionArray/Network Resistor, Divider, Thin Film, 0.2W, 5000ohm, 100V, 2% +/-Tol, -100,100ppm/Cel, 0808,; File Size97KB，3 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/; Environmental Compliance

Download Datasheet Parametric View All

SFN06VD09GSLF Overview

Array/Network Resistor, Divider, Thin Film, 0.2W, 5000ohm, 100V, 2% +/-Tol, -100,100ppm/Cel, 0808,

SFN06VD09GSLF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	256132633
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Chip
Network Type	Divider
Number of terminals	6
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package length	2 mm
Package form	SMT
Package width	2 mm
Rated power dissipation(P)	0.2 W
resistance	5000 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	SFN06VD
size code	0808
technology	THIN FILM
Temperature Coefficient	100 ppm/°C
Tolerance	2%
Operating Voltage	100 V

Preview

Download Datasheet

View All

Nichrome Resistor Networks

on Silicon Substrates

SS103VD and SFN06VD series

Voltage divider circuit

Thin film resistor network

RoHS compliant

Not Recommended for New Designs

For alternative see SS1 - http://www.irctt.com/file.aspx?product_id=411&file_type=datasheet,

SFN - no alternative

Features

Precision Nichrome Resistors on Silicon

Industry Standard Packaging

Ratio Tolerances

TCR Tracking Tolerances

Passivation coating provides protection in humid environments

6 pad SON

2mm square with 0.65 mm pitch (JEDEC MO-229D)

3 lead SOT23 (JEDEC TO-239)

< ± 0.05%

< ± 5 ppm/°C

Circuit Schematic

Electrical

Standard Resistance Range

Resistor Tolerances

Ratio Tolerances

TCR

Operating Temperature Range

Interlead Capacitance

Insulation Resistance

Maximum Operating Voltage

Noise, Maximum (MIL-STD-2002, Method 308)

Maximum Package Power @ 70°C

1K ohm to 100K ohms

± 0.25%

± 0.05%

Reference TCR table

-55°C to +125°C

< 2 pF

≥10,000

Megohms

100 Vdc or v PR

-25 dB

0.2 Watts

Resistance Tolerances

Accuracy Code at 25°C

Absolute Resistance Tolerances (%)

Ratio Tolerances (R1 Ref) (%)

± 0.25

± 0.05

± 0.25

± 0.1

± 0.5

± 0.1

± 1.0

± 0.05

± 1.0

± 2.0

N/A

± 5.0

N/A

1 Small outline no lead (SON) package is also referred to as quad flat no lead (QFN) or dual flat no lead (DFN) packages.

2 Specifications subject to change without notice.

General Note

TT electronics reserves the right to make changes in product specification without notice or liability.

All information is subject to TT electronics’ own data and is considered accurate at time of going to print.

www.bitechnologies.com www.irctt.com www.welwyn-tt.com

10.13

Recommended Resources

Fully automatic charger that can automatically identify polarity

Music lantern control circuit.gif

LVDT signal conditioning circuit

Boost converter circuit diagram using MAX644

Variable gain differential amplifier circuit

Color TV adds AV output socket

When defining global variables in Keil, if an initial value is assigned, will the value of the variable remain the same every time the power is turned on again?: When defining a global variable in Keil, I assign an initial value to it. Will the value of the variable remain the same each time the power is turned on again? If so, why? Thank you!...; ena 51mcu

Are the emoticons that were commonly used in the forum gone?: The emoticons commonly used in the new version before, The old emojis are back....; wsmysyn Suggestions & Announcements

Recruiting senior electronic engineers: Recruiting senior electronic engineersfull time Shanghai 3 years or above working experience Bachelor degree and aboveJob Responsibilities: Job Responsibilities 1. Complete hardware circuit design wor...; yuanranflying Recruitment

IMP34DT05 data sheet, package and other information: The IMP34DT05 is an ultra-compact, low-power, omnidirectional, digital MEMS microphone built with a capacitive sensing element and an IC interface. The sensing element, capable of detecting acoustic w...; littleshrimp MEMS sensors

About the triggering problem of monostable chip CD4098: The circuit is as shown in the figure. B1 and B2 are 0~10V rising edge signals, C1 and C2 are corresponding output signals, and then C1 and C2 output Q through an OR gate (not shown in the figure). No...; xhd1099924128 Analog electronics

Byte/word alignment issues in DSP: DSP enforces byte alignment for char, short, and int, which means char is aligned by byte, int is aligned by 4 bytes, and short is aligned by 2 bytes. So when char* points to 0x1, using (int*)char* ac...; Aguilera DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components