EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TACHB12.000/19.440

Description
PLL/Frequency Synthesis Circuit,
File Size156KB,7 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet Parametric View All

PT7V4050TACHB12.000/19.440 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TACHB12.000/19.440 Parametric

Parameter NameAttribute value
Objectid113601841
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
CC2530 General Purpose I/O
[i=s]This post was last edited by Jacktang on 2020-11-5 21:30[/i]The PxSEL register is used to set the port as general IO or peripheral IO. 0 is general IO, 1 is peripheral IO, and the default is gene...
Jacktang Wireless Connectivity
RFID technology realizes the scale of hotel management
With the diversification of people's living and working places, the market demand for hotels is also becoming more diversified and demanding. The environmental quality of hotels is also the focus of c...
火辣西米秀 RF/Wirelessly
[Qinheng RISC-V core CH582] SPI driver ST7735
[Qinheng RISC-V core CH582] I2C lights up the OLED screen - Domestic chip exchange - Electronic Engineering World - Forum (eeworld.com.cn) After I2C driving the OLED screen, today we tested the hardwa...
lugl4313820 Domestic Chip Exchange
stm32 pwm wave control
[i=s]This post was last edited by faraway_99 on 2019-3-16 23:18[/i] As shown in the figure below, it is necessary to refer to the zero crossing point of Iab to control the output of Vg1 and Vg2 PWM wa...
faraway_99 stm32/stm8
【GD32450I-EVAL】+ 02 Software Development Environment Configuration (KEIL 5) and Running Light Test
[i=s]This post was last edited by DDZZ669 on 2020-9-14 22:23[/i]The previous article conducted an unboxing and evaluation: [GD32450I-EVAL] + 01 Unboxing and onboard resource evaluation . This article ...
DDZZ669 Domestic Chip Exchange
Zynq UltraScale+MPSOC Development Board Feature List
Zynq UltraScale+MPSOC development boardBased on Mir Electronics MYC-CZU3EG core board and development board The Xilinx Zynq UltraScale+ MPSoC series integrates a feature-rich 64-bit quad-core Arm Cort...
blingbling111 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号