S0303AS4482DEW datasheet, PDF - EEWORLD Datasheet

S0303AS4482DEW: DescriptionArray/Network Resistor, Isolated, Thin Film, 0.25W, 100V, 0.5% +/-Tol, 25ppm/Cel, Surface Mount, 0303, CHIP; CategoryPassive components The resistor; File Size52KB，1 Pages; ManufacturerState of the Art Inc.; Environmental Compliance

Download Datasheet Parametric View All

S0303AS4482DEW Overview

Array/Network Resistor, Isolated, Thin Film, 0.25W, 100V, 0.5% +/-Tol, 25ppm/Cel, Surface Mount, 0303, CHIP

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1852871593
package instruction	CHIP
Reach Compliance Code	compliant
Country Of Origin	USA
ECCN code	EAR99
YTEOL	8.4
The first element resistor	44800 Ω
JESD-609 code	e4
Manufacturer's serial number	S0303
Installation features	SURFACE MOUNT
Network Type	ISOLATED
Number of components	1
Number of functions	2
Number of terminals	4
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	WAFFLE PACK
Rated power dissipation(P)	0.25 W
Rated temperature	70 °C
Resistor type	ARRAY/NETWORK RESISTOR
size code	0303
surface mount	YES
technology	THIN FILM
Temperature Coefficient	25 ppm/°C
Terminal surface	Gold (Au)
Terminal shape	ONE SURFACE
Tolerance	0.5%
Operating Voltage	100 V

EEWORLD University Hall ---- Introduction to UAV Design - Nanjing University of Aeronautics and Astronautics: Introduction to UAV Design - Nanjing University of Aeronautics and Astronautics : https://training.eeworld.com.cn/course/5187Introduction to UAV Design aims to help students understand the concept and...; 抛砖引玉 Industrial Control Electronics

What is feedback? What is a feedback circuit? What does feedback do?: What is Feedback? Feedback refers to the process of returning the output of a control system to the input of the system through a specific path, adding it to the original input and affecting the net i...; fish001 Analogue and Mixed Signal

EEWORLD University Hall--Detailed explanation of algorithms Stanford University classic video course: Algorithm detailed explanation Stanford University classic video course : https://training.eeworld.com.cn/course/27336The first volume of the four-part series on algorithm explanation explains the bas...; 桂花蒸 Integrated technical exchanges

[Perf-V Review] + Re-understanding of Pengfeng Development Environment: People's growth or learning is often completed in the process of trial and error. My understanding of Pengfeng development environment seems to be verified by it. Due to the dependence on the WINDOW e...; jinglixixi FPGA/CPLD

The differences between the road voltage method, dynamic voltage method, and CEDV compensated discharge termination voltage method, as well as the specific measurement principles: 1. Current integration method/Coulomb counter 2.OCV open circuit voltage method 3. Kalman filter method 4. Neural Network Method 5. Impedance TrackTM 6. Dynamic voltage method 7.CEDV Compensated disch...; QWE4562009 Discrete Device

Image median filtering algorithm and its FPGA implementation (1): ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components