RN80532KC0411M datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> RN80532KC0411M

RN80532KC0411M: DescriptionMicroprocessor, 32-Bit, 2000MHz, CMOS, CPGA603, INTERPOSER, MICRO, PGA-603; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，132 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric Compare View All

RN80532KC0411M Overview

Microprocessor, 32-Bit, 2000MHz, CMOS, CPGA603, INTERPOSER, MICRO, PGA-603

RN80532KC0411M Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Intel
Parts packaging code	PGA
package instruction	SPGA, PGA604,25X31,50
Contacts	603
Reach Compliance Code	unknown
ECCN code	3A001.A.3
Address bus width	36
bit size	32
boundary scan	YES
maximum clock frequency	100 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-CPGA-P603
JESD-609 code	e0
length	53.34 mm
low power mode	YES
Number of terminals	603
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	SPGA
Encapsulate equivalent code	PGA604,25X31,50
Package shape	SQUARE
Package form	GRID ARRAY, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.4,3.3 V
Certification status	Not Qualified
speed	2000 MHz
Maximum supply voltage	1.449 V
Minimum supply voltage	1.333 V
surface mount	NO
technology	CMOS
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	1.27 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	53.34 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR
Base Number Matches	1

Preview

Download Datasheet

View All

Intel® Xeon™ Processor MP with up to 2MB L3 Cache (on the 0.13 Micron Process)

Datasheet

Product Features

Available at 1.50, 1.90, 2, 2.50, and

2.80 GHz

Multi-processing server support

Binary compatible with applications

running on previous members of the Intel

IA32 microprocessor line

Intel

NetBurst™ microarchitecture

Hyper-Threading Technology

— Hardware support for multi-threaded

applications

400 MHz System bus

— Bandwidth up to 3.2 GB/second

512

KB Advanced Transfer L2 Cache (on-

die, full speed Level 2 cache) with 8-way

associativity and Error Correcting Code

(ECC)

1-MB or 2-MB L3 Cache (on-die, full

speed Level 3 cache) with 8-way

associativity and Error Correcting Code

(ECC)

Enables system support of up to 64 GB of

physical memory

Streaming SIMD Extensions 2 (SSE2)

— 144 new instructions for double-precision

floating point operations, media/video

streaming, and secure transactions

Rapid Execution Engine: Arithmetic Logic

Units (ALUs) run at twice the processor

core frequency

Hyper-Pipelined Technology

Advance Dynamic Execution

— Very deep out-of-order execution

— Enhanced branch prediction

Enhanced floating point and multimedia

unit for enhanced video, audio, encryption,

and 3D performance

Power Management capabilities

— System Management mode

— Multiple low-power states

Level 1 Execution Trace Cache stores 12 K

micro-ops and removes decoder latency

from main execution loops

— Includes 8- KB Level 1 data cache

Advanced System Management Features

— System Management Bus

— Processor Information ROM (PIROM)

— OEM Scratch EEPROM

— Thermal Monitor

— Machine Check Architecture (MCA)

The Intel

Xeon™ processor MP with up to 2

MB L3 cache on the 0.13 micron process is designed for high-

performance multi-processor server applications. Based on the Intel

NetBurst™ microarchitecture and the new

Hyper-Threading Technology, it is binary compatible with previous Intel Architecture (IA-32) processors. The Intel

Xeon processor MP with up to 2

MB L3 cache is scalable to four processors in a multiprocessor system providing

exceptional performance for applications running on advanced operating systems such as Microsoft Windows* XP

and Windows* 2000 operating systems, Linux*, and UNIX*. The Intel Xeon processor MP with up to 2 MB L3

cache delivers compute power at unparalleled value and flexibility for internet infrastructure and departmental

server applications. The Intel NetBurst microarchitecture and Hyper-Threading Technology deliver outstanding

performance and headroom for peak internet server workloads, resulting in faster response times, support for more

users, and improved scalability.

Document Number 251931-002

June 2003

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS

OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS

DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL

ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO

SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A

PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER

INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel

reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future

changes to them.

The Intel

Xeon

™

processor MP with up to 2-MB L3 Cache may contain design defects or errors known as errata which may

cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I

C bus/protocol and was developed

by Intel. Implementations of the I

C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including

Philips Electronics N.V. and North American Philips Corporation.

Intel, Pentium, Pentium III Xeon, Intel Xeon and Intel NetBurst are trademarks or registered trademarks of Intel Corporation or its

subsidiaries in the United States and other countries.

* Other names and brands may be claimed as the property of others.

Intel® Xeon™ Processor MP with up to 2MB L3 Cache

Contents

Introduction

............................................................................................................................. 1-1

1.1

1.2

Terminology .................................................................................................................... 1-3

1.1.1

Processor Packaging Terminology.................................................................... 1-3

References ....................................................................................................................... 1-4

Electrical Specifications

...................................................................................................... 2-1

2.1

2.2

2.3

System Bus and GTLREF ............................................................................................... 2-1

Power and Ground Pins ................................................................................................... 2-1

Decoupling Guidelines .................................................................................................... 2-1

2.3.1

VCC Decoupling ............................................................................................... 2-2

2.3.2

System Bus AGTL+ Decoupling ...................................................................... 2-2

System Bus Clock (BCLK[1:0]) and Processor Clocking .............................................. 2-2

2.4.1

Bus Clock......................................................................................................... 2-3

PLL Filter ........................................................................................................................ 2-4

2.5.1

Mixing Processors............................................................................................. 2-5

Voltage Identification..................................................................................................... 2-6

2.6.1

Mixing Processors of Different Voltages.......................................................... 2-7

Reserved or Unused Pins................................................................................................. 2-8

System Bus Signal Groups .............................................................................................. 2-8

Asynchronous GTL+ Signals .......................................................................................... 2-9

Maximum Ratings ......................................................................................................... 2-10

Processor DC Specifications ......................................................................................... 2-10

AGTL+ System Bus Specifications .............................................................................. 2-16

System Bus AC Specifications...................................................................................... 2-17

Processor AC Timing Waveforms................................................................................. 2-22

2.4

2.5

2.6

2.7

2.8

2.9

2.10

2.11

2.12

2.13

2.14

System Bus Signal Quality Specifications

.................................................................... 3-1

3.1

3.2

3.3

System Bus Clock (BCLK) Signal Quality Specifications and Measurement Guidelines 3-

System Bus Signal Quality Specifications and Measurement Guidelines ...................... 3-2

System Bus Signal Quality Specifications and Measurement Guidelines ...................... 3-5

3.3.1

Overshoot/Undershoot Guidelines .................................................................... 3-5

3.3.2

Overshoot/Undershoot Magnitude.................................................................... 3-6

3.3.3

Overshoot/Undershoot Pulse Duration ............................................................. 3-6

3.3.4

Activity Factor .................................................................................................. 3-6

3.3.5

Reading Overshoot/Undershoot Specification Tables ...................................... 3-7

3.3.6

Determining if a System Meets the Overshoot/Undershoot Specifications...... 3-7

Mechanical Specifications

.................................................................................................. 4-1

4.1

4.2

4.3

4.4

4.5

4.6

4.7

Mechanical Specifications............................................................................................... 4-3

Package Load Specifications........................................................................................... 4-8

Insertion Specifications ................................................................................................... 4-8

Mass Specifications ......................................................................................................... 4-8

Materials .......................................................................................................................... 4-9

Markings.......................................................................................................................... 4-9

Pinout Diagram.............................................................................................................. 4-10

Intel® Xeon™ Processor MP with up to 2MB L3 Cache

iii

Thermal Specifications

........................................................................................................ 5-1

5.1

5.2

Thermal Specifications .................................................................................................... 5-3

Measurements for Thermal Specifications ...................................................................... 5-5

5.2.1

Processor Case Temperature Measurement ...................................................... 5-5

Features

...................................................................................................................................... 6-1

6.1

6.2

Power-On Configuration Options.................................................................................... 6-1

Clock Control and Low Power States.............................................................................. 6-1

6.2.1

Normal State—State 1....................................................................................... 6-1

6.2.2

AutoHALT Powerdown State—State 2 ............................................................ 6-1

6.2.3

Stop-Grant State—State 3 ................................................................................. 6-2

6.2.4

HALT/Grant Snoop State—State 4................................................................... 6-3

6.2.5

Sleep State—State 5 .......................................................................................... 6-3

6.2.6

Bus Response during Low Power States........................................................... 6-4

Thermal Monitor.............................................................................................................. 6-4

6.3.1

Thermal Diode................................................................................................... 6-4

System Management Bus (SMBus) Interface ................................................................. 6-5

6.4.1

Processor Information ROM (PIROM)............................................................. 6-6

6.4.2

Scratch EEPROM.............................................................................................. 6-8

6.4.3

PIROM and Scratch EEPROM Supported SMBus Transactions ..................... 6-8

6.4.4

SMBus Thermal Sensor .................................................................................... 6-8

6.4.5

Thermal Sensor Supported SMBus Transactions.............................................. 6-9

6.4.6

SMBus Thermal Sensor Registers................................................................... 6-11

6.4.6.1 Thermal Reference Registers............................................................ 6-11

6.4.6.2 Thermal Limit Registers ................................................................... 6-11

6.4.6.3 Status Register .................................................................................. 6-11

6.4.6.4 Configuration Register...................................................................... 6-12

6.4.6.5 Conversion Rate Registers................................................................ 6-13

6.4.7

SMBus Thermal Sensor Alert Interrupt .......................................................... 6-13

6.4.8

SMBus Device Addressing ............................................................................. 6-13

6.3

6.4

Boxed Processor Specifications

........................................................................................ 7-1

7.1

7.2

Introduction ..................................................................................................................... 7-1

Mechanical Specifications ............................................................................................... 7-2

7.2.1

Boxed Processor Heatsink Dimensions............................................................. 7-2

7.2.2

Boxed Processor Heatsink Weight.................................................................... 7-2

7.2.3

Boxed Processor Retention Mechanism and Heatsink Supports ...................... 7-2

Boxed Processor Requirements ....................................................................................... 7-5

7.3.1

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor ....................

........................................................................................................................... 7-5

Thermal Specifications .................................................................................................... 7-5

7.4.1

Boxed Processor Cooling Requirements........................................................... 7-5

7.3

7.4

Debug Tools Specifications

......................................................................................... 8-1

8.1

Logic Analyzer Interface (LAI)....................................................................................... 8-1

8.1.1

Mechanical Considerations ............................................................................... 8-1

8.1.2

Electrical Considerations................................................................................... 8-1

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor Pin Assignments . 9-1

9.1.1

Pin Listing by Pin Number.............................................................................. 9-10

Signal Definitions .......................................................................................................... 9-19

Pin Listing and Signal Definitions

........................................................................... 9-1

9.1

9.2

Intel® Xeon™ Processor MP with up to 2MB L3 Cache

Figures

Typical VCCIOPLL, VCCA and VSSA Power Distribution.......................................... 2-4

Phase Lock Loop (PLL) Filter Requirements ................................................................. 2-5

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor Voltage-Current Pro-

jections........................................................................................................................... 2-12

Electrical Test Circuit.................................................................................................... 2-22

TCK Clock Waveform .................................................................................................. 2-23

Differential Clock Waveform........................................................................................ 2-23

Differential Clock Crosspoint Specification ................................................................. 2-24

System Bus Common Clock Valid Delay Timing Waveform ...................................... 2-24

System Bus Source Synchronous 2X (Address) Timing Waveform............................. 2-25

System Bus Source Synchronous 4X (Data) Timing Waveform .................................. 2-26

System Bus Reset and Configuration Timing Waveform ............................................. 2-27

Power-On Reset and Configuration Timing Waveform................................................ 2-27

TAP Valid Delay Timing Waveform ............................................................................ 2-28

Test Reset (TRST#), Async GTL+ Input, and PROCHOT# Timing Waveform..................

....................................................................................................................................... 2-28

THERMTRIP# to Vcc Timing ...................................................................................... 2-28

SMBus Timing Waveform ............................................................................................ 2-29

SMBus Valid Delay Timing Waveform........................................................................ 2-29

Example 3.3 Volt/SM_VCC Sequencing ...................................................................... 2-30

FERR#/PBE# Valid Delay Timing ............................................................................... 2-31

BCLK[1:0] Signal Integrity Waveform........................................................................... 3-2

Low-to-High System Bus Receiver Ringback Tolerance for AGTL+ and Asynchronous

GTL+ Buffers .................................................................................................................. 3-3

High-to-Low System Bus Receiver Ringback Tolerance for AGTL+ and Asynchronous

GTL+ Buffers .................................................................................................................. 3-3

Low-to-High System Bus Receiver Ringback Tolerance for PWRGOOD and TAP Buffers

3-4

High-to-Low System Bus Receiver Ringback Tolerance for PWRGOOD and TAP Buffers

3-5

Maximum Acceptable Overshoot/Undershoot Waveform ............................................ 3-10

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor and Intel

Xeon™ Pro-

cessor with 512-KB L2 Cache in INT-mPGA Package - Assembly Drawing (Including

Socket)............................................................................................................................. 4-2

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor Package Top View

Component Placement Detail .......................................................................................... 4-3

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor Package Drawing 4-3

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor Top View - Compo-

nent Keep-In .................................................................................................................... 4-5

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor and Intel

Xeon™ Pro-

cessor with 512-KB L2 Cache in INT-mPGA Package - Cross Section View - Pin Side

Component Keep-In ........................................................................................................ 4-5

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor and Intel

Xeon™ Pro-

cessor with 512-KB L2 Cache in INT-mPGA Package - Processor Pin Details............. 4-6

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor Package IHS Flatness

and Tilt Drawing.............................................................................................................. 4-7

Intel® Xeon™ Processor MP on the 0.13 Micron Process INT-mPGA Package IHS Flat-

ness and Tilt Drawing...................................................................................................... 4-7

Intel

Xeon™ Processor MP on the 0.13 Micron Process Processor Top-Side Markings

Intel® Xeon™ Processor MP with up to 2MB L3 Cache

RN80532KC0411M Related Products

	RN80532KC0411M	RN80532KC0722M	RN80532KC0211M	RN80532KC0412M	RN80532KC0371M	RN80532KC0601M
Description	Microprocessor, 32-Bit, 2000MHz, CMOS, CPGA603, INTERPOSER, MICRO, PGA-603	Microprocessor, 32-Bit, 2800MHz, CMOS, CPGA603, INTERPOSER, MICRO, PGA-603	Microprocessor, 32-Bit, 1500MHz, CMOS, CPGA603, INTERPOSER, MICRO, PGA-603	Microprocessor, 32-Bit, 2000MHz, CMOS, CPGA603, INTERPOSER, MICRO, PGA-603	Microprocessor, 32-Bit, 1900MHz, CMOS, CPGA603, INTERPOSER, MICRO, PGA-603	Microprocessor, 32-Bit, 2500MHz, CMOS, CPGA603, INTERPOSER, MICRO, PGA-603
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Intel	Intel	Intel	Intel	Intel	Intel
Parts packaging code	PGA	PGA	PGA	PGA	PGA	PGA
package instruction	SPGA, PGA604,25X31,50	SPGA, PGA603,25X31,50	SPGA, PGA603,25X31,50	SPGA, PGA603,25X31,50	SPGA, PGA603,25X31,50	SPGA, PGA604,25X31,50
Contacts	603	603	603	603	603	603
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
ECCN code	3A001.A.3	3A001.A.3	3A001.A.3	3A001.A.3	3A001.A.3	3A001.A.3
Address bus width	36	36	36	36	36	36
bit size	32	32	32	32	32	32
boundary scan	YES	YES	YES	YES	YES	YES
maximum clock frequency	100 MHz	100 MHz	100 MHz	100 MHz	100 MHz	100 MHz
External data bus width	64	64	64	64	64	64
Format	FLOATING POINT	FLOATING POINT	FLOATING POINT	FLOATING POINT	FLOATING POINT	FLOATING POINT
Integrated cache	YES	YES	YES	YES	YES	YES
JESD-30 code	S-CPGA-P603	S-CPGA-P603	S-CPGA-P603	S-CPGA-P603	S-CPGA-P603	S-CPGA-P603
JESD-609 code	e0	e0	e0	e0	e0	e0
length	53.34 mm	53.34 mm	53.34 mm	53.34 mm	53.34 mm	53.34 mm
low power mode	YES	YES	YES	YES	YES	YES
Number of terminals	603	603	603	603	603	603
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	SPGA	SPGA	SPGA	SPGA	SPGA	SPGA
Encapsulate equivalent code	PGA604,25X31,50	PGA603,25X31,50	PGA603,25X31,50	PGA603,25X31,50	PGA603,25X31,50	PGA604,25X31,50
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY, SHRINK PITCH	GRID ARRAY, SHRINK PITCH	GRID ARRAY, SHRINK PITCH	GRID ARRAY, SHRINK PITCH	GRID ARRAY, SHRINK PITCH	GRID ARRAY, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	1.4,3.3 V	1.5,3.3 V	1.5,3.3 V	1.5,3.3 V	1.5,3.3 V	1.4,3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
speed	2000 MHz	2800 MHz	1500 MHz	2000 MHz	1900 MHz	2500 MHz
Maximum supply voltage	1.449 V	1.441 V	1.453 V	1.449 V	1.45 V	1.432 V
Minimum supply voltage	1.333 V	1.314 V	1.345 V	1.333 V	1.336 V	1.327 V
surface mount	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	53.34 mm	53.34 mm	53.34 mm	53.34 mm	53.34 mm	53.34 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR

Recommended Resources

Bass power amplifier circuit using TDA7294V chip

Inductive anti-theft alarm circuit 2 using RD627 sensor

Crystal tester

Provides circuit diagram for three-way power supply

Multi-channel telephone remote control circuit diagram

Power supply circuit diagram of AST-TE1438 EGA color display

MSP430 upgrade boot program writing and upgrade firmware production: This paper introduces in detail the writing of upgrade boot program and the production of upgrade firmware for MSP430. 1. About the implementation of upgrading boot code: Main function realization: pe...; Aguilera Microcontroller MCU

Using FPGA to scan LED large screen.pdf: Using FPGA to scan LED large screen.pdf...; zxopenljx EE_FPGA Learning Park

I would like to ask about the random way, that is, writing the last 64 bytes of 24C256 by byte and writing its last 64 bytes by page.: How does the 24C256 know whether the program requires it to be written in pages or in bytes when the last 64 bytes of the 24C256 are written in random mode, i.e., by byte and by page?...; 一沙一世 stm32/stm8

Leading with technology, sensing a new future. Download ams Semiconductor's "High-precision Short-distance Measurement Solution" and answer the questions to win prizes!: Leading with technology, sensing a new future. Download ams Semiconductor's "High-precision Short-distance Measurement Solution" and answer the questions to win prizes!Click here to enter the eventEve...; EEWORLD社区 TI Technology Forum

Problems with thermistor constant temperature circuit built with op amp: If there is no excitation source in this circuit, how can there be an output voltage?...; sfcsdc Analog electronics

I really want to give up GoLang: Go is a static language developed by Google. It is said to be very good. It is very fast, has very concise programming syntax, is very stable in multitasking, has very robust code, etc. There are so m...; bigbat Programming Basics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components