XLP738300.000JU6X8 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> XLP738300.000JU6X8

XLP738300.000JU6X8: DescriptionLVPECL Output Clock Oscillator, 0.75MHz Min, 1350MHz Max, 300MHz Nom; CategoryPassive components oscillator; File Size294KB，11 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/; Environmental Compliance

Download Datasheet Parametric View All

XLP738300.000JU6X8 Overview

LVPECL Output Clock Oscillator, 0.75MHz Min, 1350MHz Max, 300MHz Nom

XLP738300.000JU6X8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	4035318126
package instruction	CLCC, 6 PIN
Reach Compliance Code	compliant
YTEOL	2
Other features	ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
maximum descent time	0.4 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	1350 MHz
Minimum operating frequency	0.75 MHz
Nominal operating frequency	300 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	LVPECL
Output load	50 OHM
Package body material	CERAMIC
Encapsulate equivalent code	DILCC6,.2
physical size	7.0mm x 5.0mm x 1.3mm
Certification status	Not Qualified
longest rise time	0.4 ns
Maximum slew rate	120 mA
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	GOLD OVER NICKEL

Preview

Download Datasheet

View All

IDT XO LVPECL Crystal Oscillator

XLP

DATASHEET

General Description

The XLP is an LVPECL Crystal Oscillator with 860fs typical

phase jitter over 12kHz to 20 MHz bandwidth. Available in a

wide frequency range from 0.750MHz to 1350MHz, the IDT

XLP Series Crystal Oscillator utilizes a family of proprietary

ASICs, with a key focus on noise reduction technologies.

The 3rd order Delta Sigma Modulator reduces noise to the

levels that are comparable to traditional Bulk Quartz and SAW

oscillators. With short lead-time, low cost, low noise, wide

frequency range, excellent ambient performance, the XLP is

an excellent choice over the conventional technologies. The

XLP has stabilities as tight as ±20ppm with extremely quick

delivery for both standard and custom frequencies

Features

•

Frequency range: 0.750 to 1350 MHz

•

Output Type: LVPECL

•

Frequency Stability: ± 20ppm, ± 25ppm, ± 50ppm, or ± 100

•

ppm

Supply Voltage: 2.5V or 3.3V

Phase Jitter (1.875MHz to 20MHz): 225fs typical

Phase Jitter (12kHz to 20MHz): 860fs typical

Package options: 5.0mm x 3.2mm x 1.2mm (JS6)

7.0mm x 5.0mm x 1.3mm (JU6)

Operating Temperatures: -20°C to +70°C or -40°C to +85°C

Pin Assignment

OUT2

VDD

OUT

E/D

GND

6-pin CLCC

Pin Descriptions

Pin Number

1. Pulled high internally.

Pin Name

E/D

GND

OUT

OUT2

VDD

Description

Enable/Disable

(0=Output Disabled)

No connect

Connect to ground

Output

Complementary Output

Supply voltage

XLP REVISION B 12/10/14

Recommended Resources

Lightning protection wiring of phase-shifting capacitor on pole a

Step and step back given excitation part circuit

Battery constant voltage charger circuit

Multi-channel coding remote control switch transmitting circuit

Adjustable symmetrical triangle wave oscillator

875p computer motherboard circuit diagram_043

stm32 and AD7732 help: I want to use stm32 to configure ad7732 and then read the ad value. According to the technical documentation, I configure the single conversion mode 16-bit precision IO simulation SPI (I have debugged...; Xmg_1997 stm32/stm8

TI Audio Pre-Processing System Reference Design for Speech-Based Applications: This reference design uses multiple microphones, beamforming algorithms, and other processes to extract clear speech and audio amidst noise and other clutter. The rapid increase in applications where ...; Aguilera DSP and ARM Processors

Playing with Zynq Serial 14 - Using GIT for Project Backup and Version Management 6: 2.6 Application of GIT branches Inthe Show log , we can see that the latest version of the current master is ver2 . If we want to go back to ver1 to change the file, we cannot reset "master" to this.....; ove学习使我快乐 FPGA/CPLD

Selection of solid state relays: 1. Select the type of solid-state relay When selecting a solid-state relay, the power type and load capacity of the solid-state relay should be determined based on the power type, power voltage and po...; tiankai001 Integrated technical exchanges

TWS earphones product display: After several months of research and development, testing, it is finally put into production and sold online. I am so happy! Show the following pictures:...; Fred_1977 Talking

Access to register of unclocked peripheral at 0x40010C00 cause BUS_FAULT What...: [color=#333333][font="][size=14px]For the same schematic, stm32f103test.hex and 10.hex files are loaded respectively. Loading stm32f103test.hex file can simulate normally, but loading 10.hex file give...; csz9981 stm32/stm8

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components