EEWORLDEEWORLDEEWORLD

Part Number

Search

XLP730100.000JU6I8

Description
LVPECL Output Clock Oscillator, 0.75MHz Min, 1350MHz Max, 100MHz Nom
CategoryPassive components    oscillator   
File Size294KB,11 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

XLP730100.000JU6I8 Overview

LVPECL Output Clock Oscillator, 0.75MHz Min, 1350MHz Max, 100MHz Nom

XLP730100.000JU6I8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4035312804
package instructionCLCC, 6 PIN
Reach Compliance Codecompliant
YTEOL2
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
maximum descent time0.4 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency1350 MHz
Minimum operating frequency0.75 MHz
Nominal operating frequency100 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
Package body materialCERAMIC
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.3mm
Certification statusNot Qualified
longest rise time0.4 ns
Maximum slew rate120 mA
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGOLD OVER NICKEL
IDT XO LVPECL Crystal Oscillator
XLP
DATASHEET
General Description
The XLP is an LVPECL Crystal Oscillator with 860fs typical
phase jitter over 12kHz to 20 MHz bandwidth. Available in a
wide frequency range from 0.750MHz to 1350MHz, the IDT
XLP Series Crystal Oscillator utilizes a family of proprietary
ASICs, with a key focus on noise reduction technologies.
The 3rd order Delta Sigma Modulator reduces noise to the
levels that are comparable to traditional Bulk Quartz and SAW
oscillators. With short lead-time, low cost, low noise, wide
frequency range, excellent ambient performance, the XLP is
an excellent choice over the conventional technologies. The
XLP has stabilities as tight as ±20ppm with extremely quick
delivery for both standard and custom frequencies
Features
Frequency range: 0.750 to 1350 MHz
Output Type: LVPECL
Frequency Stability: ± 20ppm, ± 25ppm, ± 50ppm, or ± 100
ppm
Supply Voltage: 2.5V or 3.3V
Phase Jitter (1.875MHz to 20MHz): 225fs typical
Phase Jitter (12kHz to 20MHz): 860fs typical
Package options: 5.0mm x 3.2mm x 1.2mm (JS6)
7.0mm x 5.0mm x 1.3mm (JU6)
Operating Temperatures: -20°C to +70°C or -40°C to +85°C
Pin Assignment
OUT2
VDD
OUT
6
5
4
1
E/D
2
NC
3
GND
6-pin CLCC
Pin Descriptions
Pin Number
1
2
3
4
5
6
1. Pulled high internally.
Pin Name
E/D
NC
GND
OUT
OUT2
VDD
Description
Enable/Disable
1
(0=Output Disabled)
No connect
Connect to ground
Output
Complementary Output
Supply voltage
XLP REVISION B 12/10/14
1
©2014 Integrated Device Technology, Inc.
[Mil MYD-YA15XC-T Review] + Using QT to read temperature and humidity sensor data
[i=s]This post was last edited by Popular Technology on 2021-12-21 08:50[/i]Mier MYC151 usage report + temperature and humidityThis time, based on the previous oled , we tested the temperature and hum...
流行科技 Special Edition for Assessment Centres
Question about freewheeling diode
The current of a single relay is 0.6A. Is it better to connect it as shown in Figure 1 or Figure 2?Figure 2...
sky999 PCB Design
[Recruitment] [Recruitment] Full-time and part-time are both available
A chip technology company in Beijing is recruiting ( chip design engineer)Job description:1. Responsible for the design of RF, microwave, and millimeter wave integrated circuit chips; 2. Responsible f...
芯2020 Recruitment
TM4C123GH6PZ MCU burning HEX file error
The following error occurs when programming with JFLASH:End of preparing flash programming - Start of determining dirty areas in flash cache - End of determining dirty areas - CPU is running at 15844 ...
kbbwww1 Microcontroller MCU
【Telink B91 Universal Development Kit】Development environment, burning tool construction
1. IDE download and installation http://wiki.telink-semi.cn/wiki/IDE-and-Tools/RISC-V_IDE_for_TLSR9_Chips/ After downloading, unzip it to a suitable location and click setup to install it. After the i...
freeelectron RF/Wirelessly
[Project source code] Regenerate hps_0.h file after changing Qsys based on FPGA Altera SOC
This article was written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original author must be indi...
小梅哥 Altera SoC

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号