EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

L081S222G3T

Description
Array/Network Resistor, Bussed, Metal Glaze/thick Film, 0.125W, 2200ohm, 100V, 2% +/-Tol, -100,100ppm/Cel, 8010,
CategoryPassive components    The resistor   
File Size61KB,5 Pages
ManufacturerTT Electronics plc
Websitehttp://www.ttelectronics.com/
Download Datasheet Parametric View All

L081S222G3T Overview

Array/Network Resistor, Bussed, Metal Glaze/thick Film, 0.125W, 2200ohm, 100V, 2% +/-Tol, -100,100ppm/Cel, 8010,

L081S222G3T Parametric

Parameter NameAttribute value
Objectid913387007
Reach Compliance Codecompliant
ECCN codeEAR99
structureConformal Coated
Lead length3.556 mm
lead spacing2.54 mm
Network TypeBussed
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height4.95 mm
Package length20.32 mm
Package formSIP
Package width2.41 mm
method of packingAmmo Pack
Rated power dissipation(P)0.125 W
resistance2200 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesL(BUSSED,2%)
size code8010
technologyMETAL GLAZE/THICK FILM
Temperature Coefficient100 ppm/°C
Tolerance2%
Operating Voltage100 V
[Jihai APM32E103VET6S MINI Development Board Review] Second post PLL and system clock questions
After a quick look at the Polaris data sheet, I have some questions about the PLL clock and system clock.Simply speaking, the maximum output clock of PLL should be 96MHZThe maximum system clock is 120...
常见泽1 Domestic Chip Exchange
Ink screen calendar based on AB32 and RT-Thread, open source
Project Background This project is one of the participating projects in the [RT-Thread x RISC-V Application Innovation Competition] Project Introduction What problem does this project solve?Traditiona...
Fillmore Real-time operating system RTOS
Transistor common emitter amplifier circuit
[i=s]This post was last edited by S3S4S5S6 on 2020-8-25 15:51[/i]The figure below is a basic triode amplifier circuit. The circuit parameters are marked in the figure. C12 is 4.7pF. The other paramete...
S3S4S5S6 Analog electronics
[RISC-V] Domestic IDE MRS V1.50+JLink! GD32VF103 development practice
[i=s]This post was last edited by Moiiiiilter on 2021-7-16 11:14[/i]Previously, the onboard LINK debugging and downloading of GD32VF103C_START felt very slow. Recently, I found that the latest V1.50 v...
Moiiiiilter Domestic Chip Exchange
28335 Clock, peripheral and register configuration
1. Clock generation process The external clock or external crystal oscillator provides the clock source OSCCLK to the F28335, enabling the on-chip PLL circuit of the F28335. The PLL circuit multiplies...
Jacktang Microcontroller MCU
The problem of too small spacing between chip leads in AD
[i=s]This post was last edited by yjguohua on 2019-2-20 10:00[/i] [color=#001000][backcolor=rgb(255, 255, 255)]Because the chip pin spacing is less than 10mil, the pad lead spacing is too small, and a...
yjguohua PCB Design

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号