ABLSG-5.000MHZ-S-N-7-W-F-T datasheet, PDF

ABLSG-5.000MHZ-S-N-7-W-F-T: DescriptionSeries - Fundamental Quartz Crystal, 5MHz Nom, HC-49/US, SMD, 3 PIN; CategoryPassive components Crystal/resonator; File Size2MB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABLSG-5.000MHZ-S-N-7-W-F-T Overview

Series - Fundamental Quartz Crystal, 5MHz Nom, HC-49/US, SMD, 3 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145142058485
package instruction	HC-49/US, SMD, 3 PIN
Reach Compliance Code	compliant
YTEOL	6.7
Other features	AT CUT
Ageing	5 PPM/YEAR
Crystal/Resonator Type	SERIES - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.0025%
frequency tolerance	15 ppm
JESD-609 code	e3
Installation features	SURFACE MOUNT
Nominal operating frequency	5 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
physical size	11.4 mm X 4.7 mm X 4.2 mm
Series resistance	120 Ω
surface mount	YES
Terminal surface	Tin (Sn)

Altium16.1 manufacturing output IPC-2581 and odb++ formats are not working: Altium16.1 manufacturing output IPC-2581 and odb++ formats are not possible.Both formats prompt this error, how to solve it?...; xy598646744 PCB Design

Three Key Points to Successfully Solving FPGA Design Timing Problems: Three Key Points to Successfully Solving FPGA Design Timing Problems...; zxopenljx EE_FPGA Learning Park

[CY8CKIT-149 PSoC 4100S Review] + Software Installation and Program Download: [i=s]This post was last edited by DDZZ669 on 2018-11-21 18:19[/i] [md]## Software Installation According to the [CY8CKIT-149 User Manual]([url=https://en.eeworld.com/bbs/forum.php?mod=attachment&aid=M...; DDZZ669 MCU

[Project source code] Modify waveform display color based on FPGA Modelsim: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

Custom IP core: In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...; teleagle FPGA/CPLD

Electromagnetic compatibility design of DSP digital control system: Abstract: Fully digital control has become an inevitable trend in the development of modern power electronic equipment control methods. In order to improve the accuracy and reliability of the control ...; JasonYoo RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components