SIT9025AI-12R28NF25.000625D datasheet, PDF

SIT9025AI-12R28NF25.000625D: DescriptionLVCMOS Output Clock Oscillator, 25.000625MHz Nom,; CategoryPassive components oscillator; File Size866KB，14 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT9025AI-12R28NF25.000625D Overview

LVCMOS Output Clock Oscillator, 25.000625MHz Nom,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145227465877
Reach Compliance Code	unknown
Country Of Origin	Malaysia, Taiwan, Thailand
YTEOL	6.88
maximum descent time	1 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	25.000625 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVCMOS
Output load	15 pF
Maximum output low current	3 mA
Encapsulate equivalent code	SOLCC4,.1,49
physical size	2.5mm x 2.0mm x 0.75mm
longest rise time	1 ns
Filter level	AEC-Q100
Maximum slew rate	9.5 mA
Maximum supply voltage	3.08 V
Minimum supply voltage	2.52 V
Nominal supply voltage	2.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

Filtering Problems in H-bridge Driving Circuit: This is a three-phase motor H-bridge drive circuit.In the filter circuit composed of D1 and C1 in the figure, why is there a resistor R1 in parallel? My analysis is that it is intended to form a volta...; bigbat Power technology

FPGA Competition Adventure Detailed Explanation.pdf: FPGA Competition Adventure Detailed Explanation.pdf...; zxopenljx EE_FPGA Learning Park

Selected Design Calculations for Switching Power Supplies and LED Lighting: This book organically combines switching power supplies with LED driver power supplies, and comprehensively and systematically introduces the knowledge of LED driver lighting, as well as the selection...; arui1999 Download Centre

Xilinx FPGA application advanced general IP core detailed explanation and design development: This book is basically impossible to buy, and there is very little information about it online....; heningbo FPGA/CPLD

Buck average current control small signal model: Does anyone have a small signal model for buck dual-loop control? The outer loop voltage loop, the inner loop current loop, and the average current model?...; 996618193 Power technology

Wave absorbing materials produced in Japan: The following figure shows the cross section of the sturdy coating film of Borus seen under a microscope. The cross section of the coating film of the copper series coating. The cross section of the c...; JasonYoo RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components