VJ1206Y224JXXPW1BC datasheet, PDF

VJ1206Y224JXXPW1BC: DescriptionCeramic Capacitor, Multilayer, Ceramic, 25V, 5% +Tol, 5% -Tol, X7R, 15% TC, 0.22uF, Surface Mount, 1206, CHIP, HALOGEN FREE AND ROHS COMPLIANT; CategoryPassive components capacitor; File Size156KB，15 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

VJ1206Y224JXXPW1BC Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 5% +Tol, 5% -Tol, X7R, 15% TC, 0.22uF, Surface Mount, 1206, CHIP, HALOGEN FREE AND ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1056550268
package instruction	, 1206
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	7.52
capacitance	0.22 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.95 mm
JESD-609 code	e3
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, PAPER, 13 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	25 V
size code	1206
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	1.6 mm

Three Key Points to Successfully Solving FPGA Design Timing Problems: Three Key Points to Successfully Solving FPGA Design Timing Problems...; zxopenljx EE_FPGA Learning Park

[CY8CKIT-149 PSoC 4100S Review] + Software Installation and Program Download: [i=s]This post was last edited by DDZZ669 on 2018-11-21 18:19[/i] [md]## Software Installation According to the [CY8CKIT-149 User Manual]([url=https://en.eeworld.com/bbs/forum.php?mod=attachment&aid=M...; DDZZ669 MCU

[Project source code] Modify waveform display color based on FPGA Modelsim: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

Custom IP core: In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...; teleagle FPGA/CPLD

Electromagnetic compatibility design of DSP digital control system: Abstract: Fully digital control has become an inevitable trend in the development of modern power electronic equipment control methods. In order to improve the accuracy and reliability of the control ...; JasonYoo RF/Wirelessly

What is the operating system generally used on airplanes?: Aviation software is not mysterious. From the perspective of computer architecture, it is not much different from ordinary computer systems. It is composed of processors, buses, I/O devices, storage d...; 赵玉田 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components