EEWORLDEEWORLDEEWORLD

Part Number

Search

PIC17C42-25I/P

Description
8-BIT, OTPROM, 33 MHz, RISC MICROCONTROLLER, PQCC44
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size59KB,4 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

PIC17C42-25I/P Overview

8-BIT, OTPROM, 33 MHz, RISC MICROCONTROLLER, PQCC44

PIC17C42-25I/P Parametric

Parameter NameAttribute value
MakerMicrochip
Parts packaging codeDIP
package instruction0.600 INCH, PLASTIC, DIP-40
Contacts40
Reach Compliance Codeunknow
Has ADCNO
Address bus width16
bit size8
CPU seriesPIC
maximum clock frequency25 MHz
DAC channelNO
DMA channelNO
External data bus width16
JESD-30 codeR-PDIP-T40
length51.689 mm
Number of I/O lines33
Number of terminals40
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP40,.6
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Certification statusNot Qualified
RAM (bytes)232
rom(word)2048
ROM programmabilityOTPROM
Maximum seat height5.08 mm
speed25 MHz
Maximum slew rate38 mA
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width15.24 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER, RISC
PIC17C44
PIC17C44 Rev. A Silicon Errata Sheet
The PIC17C44 (Rev. A) parts you have received con-
form functionally to the PIC17C4X preliminary data
sheet (DS30412
C
), except for the following clarifica-
tions and corrections.
NONE
Clarifications/Corrections to the Data Sheet:
The PIC17C44 Preliminary Data Sheet (document
DS30412
C
) that you have received, requires the follow-
ing clarifications and corrections.
1.
The clearing of any interrupt enable bit(s) in the
INTSTA register should be preceded by the dis-
abling of the global interrupt control bit (setting
GLINTD). Global interrupts may then be re-
enabled. The individual interrupts may be re-
enabled without further control of the GLINTD
bit.
When global interrupts are enabled, if the interrupt
flag is being set when the corresponding enable bit
is being cleared the device will branch to the reset
vector address (0h). The interrupt flag will not be
(automatically) cleared.
2.
The
RETURN
instruction causes an update of the
PCLATH register. The PCLATH register is
loaded with the high address of the
RETURN
instruction.
The Table write to internal program memory (self
programming) can occur even when the MCLR
pin is either at the V
IH
or V
IHH
voltage level.
When the MCLR pin is at V
IH
, the table write
sequence occurs, but the programming voltage
is marginal since the MCLR pin is not at the cor-
rect level. This table write may cause the speci-
fied program memory location to be corrupted
(depending on the data in the TABLAT register).
3.
Note:
As with any windowed EPROM device, please cover the window at all times, except when erasing.
©
October, 1997 Microchip Technology Inc.
DS30412C/44/E1A2-page 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号