PC28F256P30TFA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> PC28F256P30TFA

Preview

PC28F256P30TFA: DescriptionIC flash 256mbit 100ns 64easybga; Categorystorage; File Size1MB，98 Pages; ManufacturerMicron; Websitehttp://www.micron.com/; Environmental Compliance

Download Datasheet View All

PC28F256P30TFA Overview

IC flash 256mbit 100ns 64easybga

Preview

Download Datasheet

View All

256Mb and 512Mb (256Mb/256Mb), P30-65nm

Features

Micron Parallel NOR Flash Embedded

Memory (P30-65nm)

JS28F256P30B/TFx, RC28F256P30B/TFx, PC28F256P30B/TFx,

RD48F4400P0VBQEx, RC48F4400P0VB0Ex,

PC48F4400P0VB0Ex, PF48F4000P0ZB/TQEx

Features

• High performance

– 100ns initial access for Easy BGA

– 110ns initial access for TSOP

– 25ns 16-word asychronous page read mode

– 52 MHz (Easy BGA) with zero WAIT states and

17ns clock-to-data output synchronous burst

read mode

– 4-, 8-, 16-, and continuous word options for burst

mode

– Buffered enhanced factory programming (BEFP)

at 2 MB/s (TYP) using a 512-word buffer

– 1.8V buffered programming at 1.14 MB/s (TYP)

using a 512-word buffer

• Architecture

– MLC: highest density at lowest cost

– Asymmetrically blocked architecture

– Four 32KB parameter blocks: top or bottom con-

figuration

– 128KB main blocks

– Blank check to verify an erased block

• Voltage and power

– V

(core) voltage: 1.7V to 2.0V

– V

CCQ

(I/O) voltage: 1.7V to 3.6V

– Standy current: 65µA (TYP) for 256Mb

– 52 MHz continuous synchronous read current:

21mA (TYP), 24mA (MAX)

• Security

– One-time programmable register: 64 OTP bits,

programmed with unique information from Mi-

cron; 2112 OTP bits available for customer pro-

gramming

– Absolute write protection: V

= V

– Power-transition erase/program lockout

– Individual zero-latency block locking

– Individual block lock-down

– Password access

• Software

–

25μs

(TYP) program suspend

–

25μs

(TYP) erase suspend

– Flash Data Integrator optimized

– Basic command set and extended function Inter-

face (EFI) command set compatible

– Common flash interface

• Density and Packaging

– 56-lead TSOP package (256Mb only)

– 64-ball Easy BGA package (256Mb, 512Mb)

– QUAD+ and SCSP packages (256Mb, 512Mb)

– 16-bit wide data bus

• Quality and reliabilty

– JESD47 compliant

– Operating temperature: –40°C to +85°C

– Minimum 100,000 ERASE cycles per block

– 65nm process technology

PDF: 09005aef84566799

p30_65nm_MLC_256Mb-512mb.pdf - Rev. C 12/13 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

256Mb and 512Mb (256Mb/256Mb), P30-65nm

Features

Contents

General Description ......................................................................................................................................... 9

Virtual Chip Enable Description ........................................................................................................................ 9

Memory Map ................................................................................................................................................. 12

Package Dimensions ....................................................................................................................................... 13

Pinouts and Ballouts ....................................................................................................................................... 17

Signal Descriptions ......................................................................................................................................... 21

Bus Operations ............................................................................................................................................... 24

Read .......................................................................................................................................................... 24

Write .......................................................................................................................................................... 24

Output Disable ........................................................................................................................................... 24

Standby ..................................................................................................................................................... 24

Reset .......................................................................................................................................................... 25

Device Command Codes ................................................................................................................................. 26

Device Command Bus Cycles .......................................................................................................................... 29

Read Operations ............................................................................................................................................. 31

Asynchronous Page Mode Read ................................................................................................................... 31

Asynchronous Single Word Read ................................................................................................................. 31

Synchronous Burst Mode Read ................................................................................................................... 32

Read CFI .................................................................................................................................................... 32

Read Device ID ........................................................................................................................................... 32

Device ID Codes ............................................................................................................................................. 33

Program Operations ....................................................................................................................................... 34

Word Programming (40h) ........................................................................................................................... 34

Buffered Programming (E8h, D0h) .............................................................................................................. 34

Buffered Enhanced Factory Programming (80h, D0h) ................................................................................... 35

Program Suspend ....................................................................................................................................... 37

Program Resume ........................................................................................................................................ 38

Program Protection .................................................................................................................................... 38

Erase Operations ............................................................................................................................................ 39

BLOCK ERASE Command ........................................................................................................................... 39

BLANK CHECK Command .......................................................................................................................... 39

ERASE SUSPEND Command ....................................................................................................................... 40

ERASE RESUME Command ........................................................................................................................ 40

Erase Protection ......................................................................................................................................... 40

Security Operations ........................................................................................................................................ 41

Block Locking ............................................................................................................................................. 41

BLOCK LOCK Command ............................................................................................................................ 41

BLOCK UNLOCK Command ....................................................................................................................... 41

BLOCK LOCK DOWN Command ................................................................................................................. 41

Block Lock Status ....................................................................................................................................... 41

Block Locking During Suspend ................................................................................................................... 42

Selectable OTP Blocks ................................................................................................................................. 43

Password Access ......................................................................................................................................... 43

Status Register ................................................................................................................................................ 44

Read Status Register ................................................................................................................................... 44

Clear Status Register ................................................................................................................................... 45

Configuration Register .................................................................................................................................... 46

Read Configuration Register ....................................................................................................................... 46

Read Mode ................................................................................................................................................. 46

Latency Count ............................................................................................................................................ 47

PDF: 09005aef84566799

p30_65nm_MLC_256Mb-512mb.pdf - Rev. C 12/13 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Recommended Resources

Circuit 2 that uses thermistors to prevent relay contact competition

Four-channel remote control switch receiver circuit

Monolithic IC multiplication circuit

Copier light soft start circuit

Barcode signal conditioning circuit

Stereo decoder using TCA4500A

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components