ASFL2125.000MHZ-N-T datasheet, PDF

ASFL2125.000MHZ-N-T: DescriptionHCMOS/TTL Output Clock Oscillator, 125MHz Nom, ROHS COMPLIANT, SMD, 4 PIN; CategoryPassive components oscillator; File Size3MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ASFL2125.000MHZ-N-T Overview

HCMOS/TTL Output Clock Oscillator, 125MHz Nom, ROHS COMPLIANT, SMD, 4 PIN

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1080660229
package instruction	ROHS COMPLIANT, SMD, 4 PIN
Reach Compliance Code	compliant
YTEOL	6.25
Other features	TRI-STATE; TAPE AND REEL
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	100%
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	125 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
Oscillator type	HCMOS/TTL
Output load	5 TTL, 15 pF
physical size	5.0mm x 3.2mm x 1.4mm
longest rise time	10 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	40/60 %

Capacitive Touch Self-Capacitance Buttons, Sliders, Wheels, and Proximity Sensor Demo Board: Capacitive Touch Self-Capacitance Buttons, Sliders, Wheels, and Proximity Sensor Demo BoardThe CapTIvate Button, Slider, Wheel, and Proximity Demonstration Board (CAPTIVATE-BSWP) is a simple evaluatio...; Aguilera Microcontroller MCU

How is this comparator with hysteresis implemented?: ...; littleshrimp Analog electronics

Precautions for using chip ferrite beads: 1. DC superposition characteristics of chip ferrite beads Chip ferrite beads are an inductor that uses ferrite. Therefore, when a large current passes through, special attention needs to be paid to pe...; Aguilera Analogue and Mixed Signal

Application of Cadence's EDA Verification Tools in SOC Design: Verification is an extremely important part in ASIC and SOC design. Cadence's NC-Verilog simulator (and its earlier product Verilog-XL) is used to simulate digital logic circuits written in Verilog la...; mengzhong FPGA/CPLD

Introduction to Electromagnetic Compatibility by Clayton R.Paul: "Introduction to Electromagnetic Compatibility" comprehensively and systematically describes the basic principles and design methods of electromagnetic compatibility. The book is divided into two part...; arui1999 Download Centre

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components