B45185-A2686-J109 datasheet, PDF

B45185-A2686-J109: DescriptionTantalum Capacitor, Polarized, Tantalum, 10V, 5% +Tol, 5% -Tol, 68uF; CategoryPassive components capacitor; File Size487KB，11 Pages; ManufacturerTDK Corporation; Websitehttp://www.tdk.com

Download Datasheet Parametric View All

B45185-A2686-J109 Overview

Tantalum Capacitor, Polarized, Tantalum, 10V, 5% +Tol, 5% -Tol, 68uF

Parameter Name	Attribute value
Objectid	1193054714
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	68 µF
Capacitor type	TANTALUM CAPACITOR
Custom functions	Consult Factory
dielectric materials	TANTALUM (WET)
Manufacturer's serial number	B45185-A
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	Radial
method of packing	TR
polarity	POLARIZED
positive tolerance	5%
Rated (DC) voltage (URdc)	10 V
series	B45185-A

【Scene Reproduction Project Based on AI Camera】Project Submission: [i=s]This post was last edited by walker2048 on 2022-10-29 22:12[/i]Scene Reproduction Project Based on AI Camera Author: Li Long 1. Introduction Name : Scene Reproduction Project Based on AI Camera p...; walker2048 DigiKey Technology Zone

bluenrg-2 cannot connect to other devices directly when it is the host: After successful initialization, the function aci_gap_create_connection is used to connect directly according to the address, but it returns 0x46 BLE_STATUS_NOT_ALLOWED. The connection cannot be succe...; 拱墅区第一渣男小面包 ST - Low Power RF

Using STM32's MPU (Memory Protection Unit) to implement code isolation and access control: Problem/Goal and SolutionObjective: Only allow "high-level functions" to access data in OTP, other applications cannot directly read OTP contentExample @ F413-Nucleo, F401-NucleoTarget environmentThe ...; nmg stm32/stm8

FPGA embedded system design.part1.rar: FPGA embedded system design.part1.rar...; zxopenljx EE_FPGA Learning Park

Playing with Zynq Serial 43——[ex62] Image Laplace Edge Extraction of OV5640 Camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

[NXP Rapid IoT Review] + First try of mobile APP: After learning that I had the honor to participate in the NXP Rapid IoT evaluation, I started to install the mobile APP. According to my previous experience, I chose to use my mobile phone to log in t...; hujj RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components