74F399SJX datasheet, PDF - EEWORLD Datasheet

74F399SJX: DescriptionIC register quad 2port 16sop; Categorylogic logic; File Size74KB，7 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

74F399SJX Overview

IC register quad 2port 16sop

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Fairchild
Parts packaging code	SOIC
package instruction	SOP, SOP16,.3
Contacts	16
Reach Compliance Code	compli
Other features	FOUR 2:1 MUX FOLLOWED BY REGISTER
series	F/FAST
JESD-30 code	R-PDSO-G16
JESD-609 code	e3
length	10.2 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	D FLIP-FLOP
Maximum Frequency@Nom-Su	100000000 Hz
MaximumI(ol)	0.02 A
Humidity sensitivity level	1
Number of digits	4
Number of functions	1
Number of entries	2
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP16,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Maximum supply current (ICC)	34 mA
propagation delay (tpd)	10 ns
Certification status	Not Qualified
Maximum seat height	2.1 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	5.3 mm
minfmax	100 MHz
Base Number Matches	1

	74F399SJX	74F399SC_NL
Description	IC register quad 2port 16sop	D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, TTL, PDSO16, 0.150 INCH, LEAD FREE, MS-012, SOIC-16
Maker	Fairchild	Fairchild
Parts packaging code	SOIC	SOIC
package instruction	SOP, SOP16,.3	SOP,
Contacts	16	16
Reach Compliance Code	compli	unknown
Other features	FOUR 2:1 MUX FOLLOWED BY REGISTER	FOUR 2:1 MUX FOLLOWED BY REGISTER
series	F/FAST	F/FAST
JESD-30 code	R-PDSO-G16	R-PDSO-G16
JESD-609 code	e3	e3/e4
length	10.2 mm	9.9 mm
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP
Number of digits	4	4
Number of functions	1	1
Number of terminals	16	16
Maximum operating temperature	70 °C	70 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE
propagation delay (tpd)	10 ns	10 ns
Certification status	Not Qualified	Not Qualified
Maximum seat height	2.1 mm	1.75 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V
surface mount	YES	YES
technology	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL
Terminal surface	Matte Tin (Sn)	MATTE TIN/NICKEL PALLADIUM GOLD
Terminal form	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE
width	5.3 mm	3.9 mm
minfmax	100 MHz	100 MHz
Base Number Matches	1	1

【Qinheng RISC-V core CH582】 5 Bluetooth routine initial evaluation and environment construction: Qinheng provides quite a lot of Bluetooth test routines. This evaluation first builds the test environmentOpen the Peripheral example under BLE, compile and download it to the development board Downlo...; kit7828 Domestic Chip Exchange

Things to note for beginners when designing PCB: Things to note for novices when designing PCBs 1. Single-sided pads: Do not use filler blocks as pads for surface mount components. Single-sided pads should be used. Usually single-sided pads are not ...; fighting Analog electronics

Embedded software learning roadmap!: Embedded learning is a gradual process. If you want to develop in the direction of embedded software, the most common one is embedded Linux. Focusing on this direction, I think it can be divided into ...; jingcheng ARM Technology

RISC-V MCU IDE MRS (MounRiver Studio) development: Solve the problem of RAM usage showing 100% after compilation: In the previous article, we learned how to enable the function of printing FLASH and RAM usage information after programming. However, in actual development, although our program does not use all the ...; Moiiiiilter MCU

FPGA Learning - Introduction to Verilog: 1. IntroductionVerilog HDL is a hardware description language specifically used to design digital systems, such as network switches, microprocessors, memories, and even simple flip-flops. Using Verilo...; YvanEE Altera SoC

Let's take a look at the price increase rhythm of 10 major chip manufacturers, starting a new round of price increases: As we enter 2022, price increase letters from major chip manufacturers are still being updated and price increases are still continuing.There have been frequent emergencies recently, including factory...; qwqwqw2088 Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components