4818T-T02-1201DCD datasheet, PDF

4818T-T02-1201DCD: DescriptionArray/Network Resistor, Bussed, Thin Film, 0.08W, 1200ohm, 50V, 0.5% +/-Tol, -25,25ppm/Cel, 4922,; CategoryPassive components The resistor; File Size220KB，1 Pages; ManufacturerBourns; Websitehttp://www.bourns.com

Download Datasheet Parametric View All

4818T-T02-1201DCD Overview

Array/Network Resistor, Bussed, Thin Film, 0.08W, 1200ohm, 50V, 0.5% +/-Tol, -25,25ppm/Cel, 4922,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	275092326
Reach Compliance Code	not_compliant
ECCN code	EAR99
structure	Rectangular
JESD-609 code	e0
Network Type	Bussed
Number of terminals	18
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	2.03 mm
Package length	12.45 mm
Package shape	RECTANGULAR PACKAGE
Package form	SMT
Package width	5.59 mm
method of packing	Tube
Rated power dissipation(P)	0.08 W
resistance	1200 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	4800T
size code	4922
technology	THIN FILM
Temperature Coefficient	25 ppm/°C
Terminal surface	Tin/Lead (Sn/Pb)
Tolerance	0.5%
Operating Voltage	50 V

P89C51RA2-RB2-RC2-RD2xx Chinese Device Manual: P89C51RB2/RC2/RD2 has 16K32K64K parallel programmable non-volatile FLASH program memory, and can realize serial in-system programming and in-application programming of the device. In-system programmin...; rain Analog electronics

College student study room: http://www.7xpc.com/zxyx/gequ/200512/zxyx_20051224152013.html...; 6294316 Talking

In a superheterodyne receiver, after selecting the frequency of the signal, how does the receiver know what the frequency is in Hz?: The information about superheterodyne says: The typical application of the superheterodyne principle is the superheterodyne receiver . The signal received from the antenna is amplified by a high-frequ...; 深圳小花 MCU

Selected FPGA tutorials: [font=微软雅黑][size=3][b]FPGA introductory tutorial collection[/b][/size][/font] [font=微软雅黑][size=3] [/size][/font] [font=微软雅黑][size=3]Altera FPGA design skills improvement training (Zhixin Technology): ...; EE大学堂 Training Edition

Purgatory Legend-RAM War: Purgatory Legend-RAM War...; 雷北城 EE_FPGA Learning Park

Computer Organization and Design: Hardware-Software Interface (RISC-V Edition): This book, co-authored by 2017 Turing Award winners Patterson and Hennessy, is a classic book in the field of computer architecture, emphasizing hardware-software co-design and its impact on performan...; arui1999 Download Centre

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components