50050-10081-002 datasheet, PDF

50050-10081-002: DescriptionBoard Connector, 100 Contact(s), 2 Row(s), Male, Straight, 0.02 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Plug; CategoryThe connector The connector; File Size128KB，1 Pages; ManufacturerAces Electronics Co., Ltd.; Environmental Compliance

Download Datasheet Parametric View All

50050-10081-002 Overview

Board Connector, 100 Contact(s), 2 Row(s), Male, Straight, 0.02 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Plug

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	305557100
Reach Compliance Code	unknown
ECCN code	EAR99
Board mount options	FITTING NAIL
body width	0.248 inch
subject depth	0.093 inch
body length	1.165 inch
Body/casing type	PLUG
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Gold (Au) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	40 mΩ
Contact style	CENTRONIC
Dielectric withstand voltage	250VAC V
Durability	30 Cycles
maximum insertion force	.7228 N
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e4
Manufacturer's serial number	50050
Plug contact pitch	0.02 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	80 °C
Minimum operating temperature	-40 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.7912 mm
Plating thickness	FLASH inch
polarization key	POLARIZED HOUSING
Rated current (signal)	0.5 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	0.508 mm
Termination type	SURFACE MOUNT
Total number of contacts	100
Evacuation force-minimum value	.1112 N

Welcome RF/Wireless Moderator: Welcome RF/Wireless Moderator...; yanmei RF/Wirelessly

EEWORLD University Hall----Live Replay: Intel FPGA Deep Learning Acceleration Technology: Live replay: Intel FPGA Deep Learning Acceleration Technology : https://training.eeworld.com.cn/course/5302...; hi5 FPGA/CPLD

How to assign IMX6-CB200 GPIO: [size=5][color=#8b0000]Model: IMX6-CB200[/color][/size] [color=#ff0000]Question: [/color] [color=#ff0000]Pins 11, 150, and 152 are configured as normal gpio. When tsc2007 is hung under iic1, it is con...; 明远智睿Lan Integrated technical exchanges

Vcm vs Vout Calculator for Instrumentation Amplifiers: Convenient for everyone to download...; okazm Analog electronics

[Precise delay function] Precise delay function in IAR (MSP430): [size=4][color=#000000]In the compiler of IAR software 430, we can use its internal delay subroutine to achieve the high-precision software delay we want. The method is as follows: [/color][/size] [si...; fish001 Microcontroller MCU

EEWORLD University Hall----Live Replay: TI's latest Sitara processor supports multiple network protocols and is more compatible: Live replay: TI's latest Sitara processor supports multiple network protocols and is more compatible : https://training.eeworld.com.cn/course/4764...; hi5 Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components