NCF4027019EE005008-40.00M datasheet, PDF

NCF4027019EE005008-40.00M: DescriptionClipped Sine Output Oscillator, 40MHz Nom, LCC, 6 PIN; CategoryPassive components oscillator; File Size675KB，6 Pages; ManufacturerPletronics; Environmental Compliance

Download Datasheet Parametric View All

NCF4027019EE005008-40.00M Overview

Clipped Sine Output Oscillator, 40MHz Nom, LCC, 6 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145146154871
package instruction	LCC, 6 PIN
Reach Compliance Code	compliant
YTEOL	3
Ageing	1 PPM/FIRST YEAR
Maximum control voltage	1.5 V
Minimum control voltage	0.3 V
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	8 ppm
frequency stability	0.5%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	6
Nominal operating frequency	40 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
Oscillator type	CLIPPED SINE
Output impedance	10000 Ω
Output level	0.8 V
Package body material	CERAMIC
Encapsulate equivalent code	LCC6,.08X.1,52/42
physical size	2.5mm x 2mm x 0.8mm
Maximum slew rate	3 mA
Maximum supply voltage	1.9 V
Minimum supply voltage	2.7 V
Nominal supply voltage	1.8 V
surface mount	YES
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

GPIO Operation of TMS320C6748: GPIO Features of TMS320C6748 Referring to the 1.2Features section of the TI technical document SPRUFL8B (TMS320C674x/OMAP-L1x Processor GPIO User's Guide), we can see that the GPIO of the TMS320C6748 ...; fish001 DSP and ARM Processors

Epoll usage example: TCP server handles multiple client requests: The previous article: Is it possible to perform socket communication without IP and port number? introduced socket communication in Unix domain and tested TCP and UDP transmission methods through exam...; DDZZ669 ARM Technology

Interrupt nesting problem of AVR microcontroller???: Does the AVR microcontroller support interrupt nesting? How to enable interrupt nesting? Is AVR interrupt nesting enabled by default? ? ? Can AVR high-priority interrupts definitely interrupt low-prio...; qiansong Microchip MCU

1: [i=s]This post was last edited by anrui-2021 on 2021-12-22 11:35[/i]1...; anrui-2021 FPGA/CPLD

Looking for STM32 SPI2 and SPI3 master-slave communication settings: I searched for several solutions online and tried them all, but they still don't work. Is it okay to set both SPI pins to output after push, and only set the master and slave in the SPI settings to be...; kaka009 stm32/stm8

[Evaluation of domestic FPGA Gaoyun GW1N-4 series development board] Stopwatch with dynamic digital tube display: This time we will practice the dynamic display of digital tubes 1. Objectives The stopwatch is operated by using three dip switches and four digital tubes, that is, one dip switch starts timing, one d...; 怀揣少年梦 Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components