AT40K20LV-3AJI datasheet, PDF - EEWORLD Datasheet

AT40K20LV-3AJI: DescriptionFPGA, 576 CLBS, 10000 GATES, PQFP208; CategoryProgrammable logic devices Programmable logic; File Size728KB，67 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

AT40K20LV-3AJI Overview

FPGA, 576 CLBS, 10000 GATES, PQFP208

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Atmel (Microchip)
Parts packaging code	LCC
package instruction	QCCJ,
Contacts	84
Reach Compliance Code	unknown
Other features	MAXIMUM USABLE GATES 30000
Combined latency of CLB-Max	3.4 ns
JESD-30 code	S-PQCC-J84
length	29.3116 mm
Humidity sensitivity level	1
Configurable number of logic blocks	1024
Equivalent number of gates	20000
Number of terminals	84
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	1024 CLBS, 20000 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	225
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	4.57 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	29.3116 mm
Base Number Matches	1

Qorvo Online Design Conference - Mastering BLDC and PMSM Solutions: Three-phase motor topologies have finally reached a tipping point in the world of electric motor drives. With decreasing costs and increasing potential efficiencies, integrated three-phase motor appli...; 石榴姐 RF/Wirelessly

Review summary: Domestic FPGA Anlu SparkRoad development board: Event details: [Domestic FPGA Anlu SparkRoad development board]Updated to 2022-08-10Evaluation report summary:@1nnocent10. Anlu SparkRoad domestic FPGA evaluation [practical] equal precision frequency...; EEWORLD社区 Special Edition for Assessment Centres

【 Don't miss it! 9/10@Shenzhen】2019 WPI/TI Latest PoE Solutions Seminar: In 2018, the IEEE802.3bt standard was finally approved. The newly approved IEEE 802.3bt standard brings Power over Ethernet (PoE) technology into a new era in response to the rapidly growing market de...; eric_wang Integrated technical exchanges

Puzhong Technology 51 MCU Development Board v3.0 Dynamic Digital Tube Part: #include typedef unsigned char u8; typedef unsigned int u16; u8 smgduan[16]={0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F, 0x77, 0x7C, 0x39, 0x5E, 0x79, 0x71}; // Segment selection u8 sm...; gbjkjku MCU

STM32F103 timer clock not understood: Today I saw a blog post that says: Assuming the system clock is 72Mhz, TIM1 is derived from PCLK2 (72MHz), and TIM2-7 is derived from PCLK1. The key is to set the clock pre-division number and the val...; ddllxxrr stm32/stm8

MicroPython plugin for PyCharm: FeaturesMicroPython support in PyCharm and IntelliJ.featureCode completion Download Python files or directories to the device Running the REPLCurrently, the plugin supports ESP8266, Pyboard and Microb...; dcexpert MicroPython Open Source section

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components