P2010H2051WNTD datasheet, PDF - EEWORLD Datasheet

P2010H2051WNTD: DescriptionFixed Resistor, Thin Film, 1W, 2050ohm, 300V, 0.05% +/-Tol, 50ppm/Cel, Surface Mount, 2010, CHIP; CategoryPassive components The resistor; File Size143KB，10 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

P2010H2051WNTD Overview

Fixed Resistor, Thin Film, 1W, 2050ohm, 300V, 0.05% +/-Tol, 50ppm/Cel, Surface Mount, 2010, CHIP

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	284693763
package instruction	CHIP
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	8.45
Other features	ANTI-SULFUR, HIGH PRECISION
structure	Rectangular
Installation features	SURFACE MOUNT
Number of terminals	2
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package height	0.5 mm
Package length	5.08 mm
Package form	SMT
Package width	2.54 mm
method of packing	TR, PLASTIC
Rated power dissipation(P)	1 W
Rated temperature	70 °C
resistance	2050 Ω
Resistor type	FIXED RESISTOR
size code	2010
surface mount	YES
technology	THIN FILM
Temperature Coefficient	50 ppm/°C
Terminal surface	TIN SILVER OVER NICKEL
Terminal shape	WRAPAROUND
Tolerance	0.05%
Operating Voltage	300 V

EEWORLD University Hall----Inverter Principle and Application Harbin Institute of Technology: Frequency Converter Principle and Application Harbin Institute of Technology : https://training.eeworld.com.cn/course/5997?This course is a teaching video of the high-quality course "Inverter Principl...; 抛砖引玉 Power technology

CSM Code Security Module FAQ: Naming convention -- CSM: Code Security Module Code Security Module -- ECSL: Emulation Code Security Logic Emulation Code Security LogicFrequently asked questions Q: What happens when the CSM automati...; Jacktang Microcontroller MCU

FPGA implementation of DVI output image selection interception.pdf: FPGA implementation of DVI output image selection interception.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Weekly highlights: 2018.11.12-2018.11.18: [size=4]Another week has passed, time flies by so fast. Let's take a look at the highlights of the past week! [/size] [size=4][color=#ff0000][b]Recommended wonderful posts:[/b][/color][/size] [size=4]...; okhxyyo Talking

Seven Design Questions About Digital Isolators: By Luke Trowbridge, Texas Instruments Searching for more information about digital isolators? We’re here to help. Based on feedback from the TI E2E Community, we’ve compiled a list of the most common ...; alan000345 TI Technology Forum

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components