N987-03-20K5-BD datasheet, PDF

N987-03-20K5-BD: DescriptionArray/Network Resistor, Bussed, Thin Film, 0.1W, 20500ohm, 50V, 0.1% +/-Tol, -25,25ppm/Cel, 3521,; CategoryPassive components The resistor; File Size430KB，3 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/

Download Datasheet Parametric View All

N987-03-20K5-BD Overview

Array/Network Resistor, Bussed, Thin Film, 0.1W, 20500ohm, 50V, 0.1% +/-Tol, -25,25ppm/Cel, 3521,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	908820442
Reach Compliance Code	compliant
Country Of Origin	USA
ECCN code	EAR99
YTEOL	7.2
structure	Monolithic
JESD-609 code	e0
Network Type	Bussed
Number of terminals	14
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package height	0.711 mm
Package length	8.89 mm
Package form	SMT
Package width	5.33 mm
Rated power dissipation(P)	0.1 W
Guideline	MIL-PRF-83401
resistance	20500 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	SON
size code	3521
technology	THIN FILM
Temperature Coefficient	25 ppm/°C
Terminal surface	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Tolerance	0.1%
Operating Voltage	50 V

[Rawpixel RVB2601 development board trial experience] 4. General hardware timer test: 4. General Hardware Timer TestWhen using an operating system, if some tasks are performed in a software dead-wait manner, the system efficiency will inevitably be affected. Therefore, some slow period...; gs001588 XuanTie RISC-V Activity Zone

Ask a question about Verilog: I am a FPGA newbie, and now I have a Verilog question I would like to ask For example, there is an input data input [16:0] REG For ease of use, I now want to disassemble REG, such as a = REG[16:8]; b ...; littleshrimp FPGA/CPLD

Share MODBUS examples based on MSP430: This is the source code of the original author of tsg9456 in actual application, I hope it can help everyoneRun codeCopy code#include "synth.h"//-------------------------------------------------------...; 火辣西米秀 Microcontroller MCU

Using FPGA to collect images and store them in SD card: I am currently working on using a camera to continuously capture several images in FPGA, storing the images in SDRAM, and want to store them in a SD card in bmp format. I don't know NIOS design, so I ...; 微娴轩 EE_FPGA Learning Park

ATSAMD21, use ATMEL START to configure the internal DFLL48M CLOSE LOOP MODE to run at 48MHz: [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]zhengwenbang[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent a...; zhengwenbang Microchip MCU

EEWORLD University ---- VLSI CADI - Theory: VLSI CADI-Theory : https://training.eeworld.com.cn/course/6101A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.? How do we design these complex chips?? Answer: CAD s...; 木犯001号 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components