DSOT23-03-1232-1232DC datasheet, PDF

DSOT23-03-1232-1232DC: DescriptionArray/Network Resistor, Divider, 0.25W, 100V, 0.5% +/-Tol, 25ppm/Cel, Surface Mount, 0204, CHIP; CategoryPassive components The resistor; File Size314KB，3 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/

Download Datasheet Parametric View All

DSOT23-03-1232-1232DC Overview

Array/Network Resistor, Divider, 0.25W, 100V, 0.5% +/-Tol, 25ppm/Cel, Surface Mount, 0204, CHIP

Parameter Name	Attribute value
Objectid	1982104481
package instruction	CHIP
Reach Compliance Code	compliant
ECCN code	EAR99
Component power consumption	0.125 W
The first element resistor	12300 Ω
Manufacturer's serial number	DSOT
Installation features	SURFACE MOUNT
Network Type	DIVIDER
Number of components	2
Number of functions	1
Number of terminals	3
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TRAY
Rated power dissipation(P)	0.25 W
Rated temperature	70 °C
Resistor type	ARRAY/NETWORK RESISTOR
Second/last element resistor	12300 Ω
size code	0204
surface mount	YES
Temperature Coefficient	25 ppm/°C
Temperature coefficient tracking	2 ppm/°C
Terminal shape	ONE SURFACE
Tolerance	0.5%
Operating Voltage	100 V

Altium16.1 manufacturing output IPC-2581 and odb++ formats are not working: Altium16.1 manufacturing output IPC-2581 and odb++ formats are not possible.Both formats prompt this error, how to solve it?...; xy598646744 PCB Design

Three Key Points to Successfully Solving FPGA Design Timing Problems: Three Key Points to Successfully Solving FPGA Design Timing Problems...; zxopenljx EE_FPGA Learning Park

[CY8CKIT-149 PSoC 4100S Review] + Software Installation and Program Download: [i=s]This post was last edited by DDZZ669 on 2018-11-21 18:19[/i] [md]## Software Installation According to the [CY8CKIT-149 User Manual]([url=https://en.eeworld.com/bbs/forum.php?mod=attachment&aid=M...; DDZZ669 MCU

[Project source code] Modify waveform display color based on FPGA Modelsim: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

Custom IP core: In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...; teleagle FPGA/CPLD

Electromagnetic compatibility design of DSP digital control system: Abstract: Fully digital control has become an inevitable trend in the development of modern power electronic equipment control methods. In order to improve the accuracy and reliability of the control ...; JasonYoo RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components