P561HL472J500P datasheet, PDF - EEWORLD Datasheet

P561HL472J500P: DescriptionPaper Capacitor, Paper, 1000V, 5% +Tol, 5% -Tol, 0.0047uF, Through Hole Mount, RADIAL LEADED; CategoryPassive components capacitor; File Size778KB，13 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com

Download Datasheet Parametric View All

P561HL472J500P Overview

Paper Capacitor, Paper, 1000V, 5% +Tol, 5% -Tol, 0.0047uF, Through Hole Mount, RADIAL LEADED

Parameter Name	Attribute value
Objectid	1240735553
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	5.5
capacitance	0.0047 µF
Capacitor type	PAPER CAPACITOR
dielectric materials	PAPER
Installation features	THROUGH HOLE MOUNT
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	100 °C
Minimum operating temperature	-40 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR
positive tolerance	5%
Rated (AC) voltage (URac)	500 V
Rated (DC) voltage (URdc)	1000 V
surface mount	NO
Terminal shape	WIRE

Sinlinx A33 Development Board Linux Interrupt Programming 2--- Program Framework: According to the analysis of the previous post, if you want to implement a key interrupt, you must first know the interrupt number corresponding to the pin, the interrupt number corresponding to LRADC...; babyking Embedded System

Insights on Faster, Better Wi-Fi Deployment in Asia: As Wi-Fi standards expand spectrum and range around the world, countries face different challenges and take different approaches to rollout. Join Jeff Lin as he explores deployment strategies in Asia....; 兰博 RF/Wirelessly

【Project source code】NIOS digital photo frame based on dual SDRAM image cache: Based on the previous FramerBuffer_VGA project, a SDRAM is added to be used as video memory. Advantages:1. High-speed image refresh system with built-in video memory, no need to share NIOS's SDRAM mem...; 小梅哥 Altera SoC

2.4g antenna impedance Π type circuit debugging: Could anyone provide some examples of antenna impedance matching + Smith chart debugging? The problem I am facing now is: the parameters (such as series-parallel/capacitor-inductor-resistor) calculate...; xxhhzz RF/Wirelessly

A comprehensive review of power chips at home and abroad (with core technologies, main products, key applications, main customers, competitive advantages, etc.): [i=s]This post was last edited by qwqwqw2088 on 2020-11-20 14:15[/i]Shengbang Shares Core technology: low power analog signal chain and power management technology Main products: 16 series and more th...; qwqwqw2088 Domestic Chip Exchange

I am going to do a DVI acquisition and storage project. What is the idea of implementing it?: For example, the computer outputs video signals from DVI, which are processed by the FPGA core and stored in the hard disk, and then the video is output to another display at the same time. I am new t...; kaka009 EE_FPGA Learning Park

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components