SMD Oscillator, TTL / HC-MOS
Plastic Package, 9 mm x 14 mm
Frequency
Output Level
Level
Duty Cycle
Rise / Fall Time
Output Load
Frequency Stability
Start-up Time
Enable / Disable Time
Supply Voltage
Current
Temperature
Operating
Storage
Environmental / Tape and Reel
Package Information
30 KHz to 200.000 MHz
ISM61 Series
TTL
HC-MOS
‘0’ = 0.4 VDC Max., ‘1’ = 2.4 VDC Min.
‘0’ = 0.1 Vcc Max., ‘1’ = 0.9 Vcc Min.
Specify 50%
±
10% or
±
5% See Table
5 nS Max. @ Vcc = +3.3 VDC, 10 nS Max. @ Vcc = +5.0 VDC **
Fo < 50 MHz = 10 TTL, Fo > 50 MHz = 5 LSTTL
See Table
See Frequency Stability Table
(Includes room temperature tolerance and stability over operating temperature)
10 mS Max.
100 nS Max.
See Input Voltage Table, tolerance
±5
%
70 mA Max. **
See Operating Temperature Table
-55° C to +125° C
See Appendix B for Environmental information, Appendix C for Tape and Reel information
MSL = 2a, Termination = e4
Tri-State Function
Pin 1 Open
Enable
Pin 1
≥
70% Vdd
Enable
Pin 1
≤
30% Vdd
Disable
Part Number Guide
Package
Input
Voltage
5 = 5.0 V
3 = 3.3 V
ISM61 -
2 = 2.7 V
6 = 2.5 V
1 = 1.8 V*
Sample Part Number:
Operating
Temperature
1 = 0° C to +70° C
6 = -10° C to +70° C
3 = -20° C to +70° C
4 = -30° C to +75° C
2 = -40° C to +85° C
Symmetry
(Duty Cycle)
5 = 45 / 55 Max.
6 = 40 / 60 Max.
ISM61 - 3251BH - 20.000
Output
1 = 10TTL / 15 pF HC-MOS
3 = 15 pF HC-MOS
6 = 30 pF
5 = 50 pF HC-MOS (<40 MHz)
4 = AC-MOS
Stability
(in ppm)
*E =
±10
*D =
±15
F =
±20
A =
±25
B =
±50
- 20.000 MHz
Enable /
Disable
H = Enable
Frequency
C =
±100
NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and Gnd (pin 2) to minimize power supply noise.
* Not available for all temperature ranges. ** Frequency, supply, and load related parameters.
12/06
ILSI America
Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com
Specifications subject to change without notice
D2
EE_FPGA Learning Park
京公网安备 11010802033920号
EEWORLD
