FX-700-EAT-SNKA-E2-A3 datasheet, PDF

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> FX-700-EAT-SNKA-E2-A3

FX-700-EAT-SNKA-E2-A3: DescriptionATM/SONET/SDH Support Circuit, 1-Func, CQCC16, SMD-16; CategoryWireless rf/communication Telecom circuit; File Size730KB，8 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

FX-700-EAT-SNKA-E2-A3 Overview

ATM/SONET/SDH Support Circuit, 1-Func, CQCC16, SMD-16

FX-700-EAT-SNKA-E2-A3 Parametric

Parameter Name	Attribute value
Objectid	4010167957
package instruction	QCCN, LCC16,.3x.2,40
Reach Compliance Code	unknown
Other features	also works in 5v nominal supply voltage
app	ATM; SDH; SONET
JESD-30 code	R-CQCC-N16
JESD-609 code	e4
length	7.49 mm
Humidity sensitivity level	1
Number of functions	1
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC
encapsulated code	QCCN
Encapsulate equivalent code	LCC16,.3x.2,40
Package shape	RECTANGULAR
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	260
Maximum seat height	2.13 mm
Maximum slew rate	40 mA
Nominal supply voltage	3.3 V
surface mount	YES
Telecom integrated circuit types	ATM/SONET/SDH SUPPORT CIRCUIT
Temperature level	COMMERCIAL
Terminal surface	GOLD OVER NICKEL
Terminal form	NO LEAD
Terminal pitch	1.02 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	5.08 mm

Preview

Download Datasheet

View All

FX-700

Low Jitter Frequency Translator

FX-700

Description

The FX-700 is a crystal-based frequency translator used in communications applications where low jitter is paramount.

Performance advantages include superior jitter performance, high output frequencies and small package size. Advanced custom

ASIC technology results in a highly robust, reliable and predictable device. The device is packaged in a 16 pad ceramic package

with a hermetic seam welded lid.

Features

•

5.0 x 7.5 mm, Hermetically sealed SMD package

Frequency Translation to 77.760 MHz

3.3 Volt or 5.0 Volt Supply

Tri-State Output allows board test

Lock Detect

Commercial or Industrial Temp. Range

CMOS Output

Absolute Pull Range Performance to +/-100 ppm

Capable of locking to an 8 kHz pulse/BITS clock

Product is free of lead and compliant to EC RoHS Directive

•

Applications

Frequency Translation, Clock Smoothing

Telecom - SONET/SDH/ATM

Datacom – DSLAM, DSLAR, Access Nodes

Base Station – GSM, CDMA

Cable Modem Head End

Block Diagram

(8)

C1 Charge

Pump Out

(5)

Charge

Pump

OUT

(3)

(16)

VCXO

OUT

(13)

FIN

(6)

(1-64)

Phase

Detector

& LD

(1-16384)

FOUT

(10)

(1)

(11)

(2)

(14)

VCXO

(12)

TRI-STATE

(4)

GND

(7, 9)

Figure 1. Functional block diagram

Page 1 of 7

Tape and Reel

Table 6. Tape and Reel Information

Tape Dimensions (mm)

7.5

1.5

20.2

Reel Dimensions (mm)

16.4

178

#/Reel

500

Figure 4. Tape and Reel

FX-700 Theory of Operation

The FX-700 includes an integrated phase detector, current mode charge pump, programmable frequency dividers and VCXO. The

FX-700 will translate an input frequency such as 8 kHz, 1.544 MHz or 19.440 MHz to a speciﬁc output frequency which is an integer

multiple (1-16384) of the input frequency and less than or equal to 77.760 MHz. For clock smoothing applications, the input

frequency is typically internally divided down by a factor of 64 (2N where N = 6) by the input frequency divider and this frequency

becomes an input to the phase detector. The integrated frequency dividers (factory programmed) and crystal based VCXO allows

for a large range of possible frequency translations and clock smoothing applications.

The FX-700’s PLL is a feedback system which forces the output frequency to lock in both phase and frequency to the input

frequency. While there will be some phase error, theory states there is no frequency error. The loop ﬁlter design will dictate many

key parameters such as jitter reduction, stability, lock range and acquisition time. The external second order passive loop ﬁlter is

a complex impedance in parallel with the input capacitance of the VCXO. The loop ﬁlter converts the charge pump output into

the VCXO’s control voltage. VI’s loop ﬁlter design methodology involves the calculation of the open loop gain bandwidth and

corresponding phase margin to determine the optimal component values that ensure high loop stability and acceptable lock in

time. As a rule of thumb, the VCXO gain is typically 100 ppm/volt and the charge pump current is typically 32 uA.

VI’s Applications Engineering staﬀ can provide the external loop ﬁlter component values required to meet speciﬁc system

requirements and application.

Suggested FX-700 Circuit Conﬁguration Drawing

Page 5 of 7

Recommended Resources

Wearable wrist electronic blood pressure monitor sensing circuit design diagram

Small DC motor irreversible speed regulation circuit 2

Typical radio single-tube frequency conversion circuit

Positive and negative tracking adjustable voltage regulator circuit diagram

remote temperature controller

R3 flip-flop circuit with adjustable trigger level

Does anyone know what circuit this is and what function it has?: It feels like peak detection, but it doesn't... What kind of circuit is this and what function can it achieve?...; QiuLJie Analog electronics

Two new TI boards: LAUNCHXL-CC1350 178 yuanSalted fish:MSP-EXP432E401Y 128 yuanSalted fish:...; gyg12321 Buy&Sell

How to observe the PWM output of DSPF2812 through graph in CCS?: As the title indicates, I have recently been learning how to generate PWM waveforms for DSP. There is a long routine on the Internet, and I have also configured it accordingly, configuring the wavefor...; zouke8036914 Microcontroller MCU

Improve the clarity of the R329 development board camera: In previous experiments ( https://en.eeworld.com/bbs/thread-1181419-1-1.html , https://en.eeworld.com/bbs/thread-1182177-1-1.html ), we found that the video captured by the camera of the R329 developm...; tobot Domestic Chip Exchange

Analysis of the three most commonly used communication protocols in single-chip microcomputer systems: As the name implies, it is a serial peripheral interface. SPI is a high-speed, full-duplex, synchronous communication bus. The standard SPI also uses only 4 pins and is often used for communication be...; fish001 Microcontroller MCU

MSP-EXP430F5529LP Development Board 001-GPIO: The code is very simple, adapted from the TI official website routine, as shown below (the compilation environment is IAR): #include "io430.h"int main( void ){volatile unsigned int i;// Stop watchdog ...; 火辣西米秀 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components