EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

TC4071BFN

Description
quad 2 input OR gate
Categorylogic    logic   
File Size180KB,5 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

TC4071BFN Overview

quad 2 input OR gate

TC4071BFN Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerToshiba Semiconductor
Parts packaging codeSOIC
package instructionSOP, SOP14,.25
Contacts14
Reach Compliance Codeunknow
Other featuresNOT AVALIBALE IN JAPAN
series4000/14000/40000
JESD-30 codeR-PDSO-G14
length8.65 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeOR GATE
MaximumI(ol)0.00061 A
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP14,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5/15 V
Prop。Delay @ Nom-Su200 ns
propagation delay (tpd)200 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)18 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm

TC4071BFN Related Products

TC4071BFN TC4071B TC4071BP
Description quad 2 input OR gate quad 2 input OR gate quad 2 input OR gate
Is it lead-free? Lead free - Lead free
Is it Rohs certified? conform to - conform to
Maker Toshiba Semiconductor - Toshiba Semiconductor
Parts packaging code SOIC - DIP
package instruction SOP, SOP14,.25 - DIP, DIP14,.3
Contacts 14 - 14
Reach Compliance Code unknow - unknow
series 4000/14000/40000 - 4000/14000/40000
JESD-30 code R-PDSO-G14 - R-PDIP-T14
length 8.65 mm - 19.25 mm
Load capacitance (CL) 50 pF - 50 pF
Logic integrated circuit type OR GATE - OR GATE
MaximumI(ol) 0.00061 A - 0.00061 A
Number of functions 4 - 4
Number of entries 2 - 2
Number of terminals 14 - 14
Maximum operating temperature 85 °C - 85 °C
Minimum operating temperature -40 °C - -40 °C
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY
encapsulated code SOP - DIP
Encapsulate equivalent code SOP14,.25 - DIP14,.3
Package shape RECTANGULAR - RECTANGULAR
Package form SMALL OUTLINE - IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED - NOT SPECIFIED
power supply 5/15 V - 5/15 V
Prop。Delay @ Nom-Su 200 ns - 200 ns
propagation delay (tpd) 200 ns - 200 ns
Certification status Not Qualified - Not Qualified
Schmitt trigger NO - NO
Maximum seat height 1.75 mm - 4.45 mm
Maximum supply voltage (Vsup) 18 V - 18 V
Minimum supply voltage (Vsup) 3 V - 3 V
Nominal supply voltage (Vsup) 5 V - 5 V
surface mount YES - NO
technology CMOS - CMOS
Temperature level INDUSTRIAL - INDUSTRIAL
Terminal form GULL WING - THROUGH-HOLE
Terminal pitch 1.27 mm - 2.54 mm
Terminal location DUAL - DUAL
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED
width 3.9 mm - 7.62 mm

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号