EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

A54SX08-1TQ144I

Description
fpga - Field programmable gate array 8K system gates
CategoryProgrammable logic devices    Programmable logic   
File Size488KB,64 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

A54SX08-1TQ144I Online Shopping

Suppliers Part Number Price MOQ In stock  
A54SX08-1TQ144I - - View Buy Now

A54SX08-1TQ144I Overview

fpga - Field programmable gate array 8K system gates

A54SX08-1TQ144I Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerActel
package instruction1.40 MM HEIGHT, MO-136, TQFP-144
Reach Compliance Codecompli
Other featuresCAN ALSO BE OPERATED AT 5V; 12000 SYSTEM GATES ALSO AVAILABLE
maximum clock frequency280 MHz
Combined latency of CLB-Max0.8 ns
JESD-30 codeS-PQFP-G144
JESD-609 codee0
length20 mm
Humidity sensitivity level3
Configurable number of logic blocks768
Equivalent number of gates8000
Number of entries113
Number of logical units768
Output times113
Number of terminals144
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize768 CLBS, 8000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP144,.87SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)225
power supply3.3,5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width20 mm
Implementing SoC Based on 8051 Microcontroller Using FPGA IP Platform
With the frequent product upgrades, it is equally important to seize the market opportunity and provide excellent performance. SoC has played an indispensable role in improving product competitiveness...
1234 51mcu
Digital frequency meter design
I want to design a frequency meter based on FPGA. There are programs for each module. They need to be created into a project file, which can be downloaded into fpga. If you can complete it, please pri...
无名人 FPGA/CPLD
Audio Pre-Processing System Reference Design Using C5517
[i=s]This post was last edited by Jacktang on 2019-5-19 00:07[/i] [size=4]Audio Preprocessing System Reference Design Using C5517 Description This reference design uses multiple microphones, beamformi...
Jacktang DSP and ARM Processors
Complete breakdown, a conversation between a computer idiot and a hacker!
Hacker: I have controlled your computer. Xiaobai: How? Hacker: With a Trojan horse . Xiaobai: ... Where is it? I can't see it. Hacker: Open your task manager. Xiaobai: ... Where is the task manager? H...
soso Talking
EEWORLD University Hall ---- Image Processing and Analysis by Jia Yonghong, Wuhan University
Image Processing and Analysis, Yonghong Jia, Wuhan University : https://training.eeworld.com.cn/course/5404Image Processing and Analysis aims to enrich students' knowledge of image processing and anal...
木犯001号 Integrated technical exchanges
What RF engineers must know: S parameters explained from the basics to the advanced (with examples)
[i=s] This post was last edited by They Force Me to Be Undercover on 2018-10-23 11:23[/i] [size=3][color=rgb(50, 50, 50)][font=myFont, "]S parameter measurement is one of the basic means in the RF des...
他们逼我做卧底 RF/Wirelessly

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号