813076BYILFT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 813076BYILFT

813076BYILFT: DescriptionClock Generator, 614.4MHz, PQFP64, 10 X 10 MM, 1 MM HEIGHT, ROHS COMPLIANT, MS-026ACD-HD,TQFP-64; CategoryThe embedded processor and controller Microcontrollers and processors; File Size324KB，21 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

813076BYILFT Overview

Clock Generator, 614.4MHz, PQFP64, 10 X 10 MM, 1 MM HEIGHT, ROHS COMPLIANT, MS-026ACD-HD,TQFP-64

813076BYILFT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFP
package instruction	10 X 10 MM, 1 MM HEIGHT, ROHS COMPLIANT, MS-026ACD-HD,TQFP-64
Contacts	64
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	S-PQFP-G64
JESD-609 code	e3
length	10 mm
Number of terminals	64
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	614.4 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	HTFQFP
Package shape	SQUARE
Package form	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
Master clock/crystal nominal frequency	30.72 MHz
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	10 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER
Base Number Matches	1

Preview

Download Datasheet

View All

PRELIMINARY

FREQUENCY GENERATOR/JITTER ATTENUATION DEVICE

FOR WIRELESS INFRASTRUCTURE APPLICATIONS

ICS813076I

ENERAL

ESCRIPTION

The ICS813076I is a member of the HiperClocks

family of high performance clock solutions from IDT.

HiPerClockS™

The ICS813076I a PLL based synchronous clock

solution that is optimized for wireless infrastructure

equipment where frequency translation and jitter

attenuation is needed.

EATURES

•

Two operation modes: Input frequency multiplier and VCXO

•

Nine differential LVPECL outputs, organized in three indepen-

dent output banks

•

Two selectable differential input clocks can accept the following

differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL

•

One crystal oscillator interface

•

Maximum output frequency: 614.4MHz

•

FemtoClock VCO frequency: 491.52MHz or 614.4MHz (typical)

•

Frequency generation optimized for wireless infrastructure

equipment

•

Attenuates the phase jitter of the input clock signal by using a

low-cost pullable fundamental mode crystal (XTAL)

•

Multiplies the input clock frequency by 1, 4, 5, 16 or 20

•

LVCMOS/LVTTL levels for all input/output controls

•

PLL fast-lock control

•

VCXO PLL bandwidth can be optimized for jitter attenuation

and reference frequency tracking using external loop filter

components

•

Absolute pull range: ±50ppm

•

RMS phase jitter (12kHz – 20MHz): 0.97ps (typical)

•

Full 3.3V supply

•

-40°C to 85°C ambient operating temperature

•

Available in both standard (RoHS 5) and lead-free (RoHS 6)

packages

The device contains two internal PLL stages that are cascaded

in series. The first PLL stage attenuates the reference clock jitter

by using an internal or external VCXO circuit. The internal VCXO

requires the connection of an external inexpensive pullable

crystal (XTAL) to the ICS813076I. This first PLL stage (VCXO

PLL) uses external passive loop filter components which are used

to optimize the PLL loop bandwidth and damping characteristics

for the given application. The output of the first stage VCXO PLL

is a stable and jitter-tolerant reference input for the second PLL

stage of 30.72MHz. The second PLL stage provides frequency

translation by multiplying the output of the first stage up to

614.4MHz. The low phase noise characteristics of the clock

signal is maintained by the internal FemtoClock™ PLL, which

requires no exter nal components or configuration. Two

independently configurable frequency dividers translate the

491.52MHz or 614.4MHz internal VCO signal to the desired output

frequencies. All frequency translation ratios are set by device

configuration pins. Alternative to the clock frequency multiplication

functionality, the ICS813076I can work as a VCXO. Enabling the

VCXO mode allows the output frequency of 614.4/N or 491.52/N

MHz to be pulled by the input voltage of the VC pin.

•

Supported input reference clock frequencies:

15.36MHz,

30.72MHz

61.44MHz

•

Supported output clock frequencies:

30.72MHz

122.88MHz

153.6MHz

491.52MHz

614.4MHz

SSIGNMENT

LF1

LF0

ISET

FLM

CLK1

nCLK1

nMR

CLK0

nCLK0

LOCK

CCO

NA1

64 63 62 6160 59 58 57 56 55 54 53 52 51 50 49

64-Lead TQFP, E-Pad

10mm x 10mm x 1.0mm

package body

Y package

Top View

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization

and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

nQA0

QA0

nQC0

QC0

CCO

VC_SEL

XTAL_OUT

XTAL_IN

ICS813076I

nQA1

QA1

CCO

nQA2

QA2

nQA3

QA3

CCO

nQA4

QA4

nQB0

QB0

CCO

17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

nQB1

QB1

CCO

nQB2

QB2

CCA

REF_SEL

nSTOP

nBYPASS

NC0

NC1

NB0

NB1

NA0

IDT

™

/ ICS

™

FREQUENCY GENERATOR/JITTER ATTENUATION

ICS813076BYI REV. A AUGUST 17, 2007

813076BYILFT Related Products

	813076BYILFT	813076BYILF	813076BYIT	813076BYI
Description	Clock Generator, 614.4MHz, PQFP64, 10 X 10 MM, 1 MM HEIGHT, ROHS COMPLIANT, MS-026ACD-HD,TQFP-64	Clock Generator, 614.4MHz, PQFP64, 10 X 10 MM, 1 MM HEIGHT, ROHS COMPLIANT, MS-026ACD-HD,TQFP-64	Clock Generator, 614.4MHz, PQFP64, 10 X 10 MM, 1 MM HEIGHT, MS-026ACD-HD, TQFP-64	Clock Generator, 614.4MHz, PQFP64, 10 X 10 MM, 1 MM HEIGHT, MS-026ACD-HD, TQFP-64
Is it lead-free?	Lead free	Lead free	Contains lead	Contains lead
Is it Rohs certified?	conform to	conform to	incompatible	incompatible
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	QFP	QFP	QFP	QFP
package instruction	10 X 10 MM, 1 MM HEIGHT, ROHS COMPLIANT, MS-026ACD-HD,TQFP-64	10 X 10 MM, 1 MM HEIGHT, ROHS COMPLIANT, MS-026ACD-HD,TQFP-64	HTFQFP,	HTFQFP,
Contacts	64	64	64	64
Reach Compliance Code	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99
JESD-30 code	S-PQFP-G64	S-PQFP-G64	S-PQFP-G64	S-PQFP-G64
JESD-609 code	e3	e3	e0	e0
length	10 mm	10 mm	10 mm	10 mm
Number of terminals	64	64	64	64
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Maximum output clock frequency	614.4 MHz	614.4 MHz	614.4 MHz	614.4 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	HTFQFP	HTFQFP	HTFQFP	HTFQFP
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260	260	225	225
Master clock/crystal nominal frequency	30.72 MHz	30.72 MHz	30.72 MHz	30.72 MHz
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	1.2 mm
Maximum supply voltage	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	MATTE TIN	MATTE TIN	TIN LEAD	TIN LEAD
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	30	30	30	30
width	10 mm	10 mm	10 mm	10 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER
Base Number Matches	1	1	1	1

Recommended Resources

Motor phase sensitive protection circuit

3 small air compressors replace the electrical control circuit of the large air compressor

Tape head and tail detector circuit

The inverter is a half-bridge switching circuit diagram

Computer motherboard circuit diagram 815 4_62

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components