CX4HG4CSM4-16.0M,-/-/200/I datasheet, PDF

CX4HG4CSM4-16.0M,-/-/200/I: DescriptionParallel - Fundamental Quartz Crystal, 16MHz Nom, LEAD FREE, HERMETIC SEALED, ULTRA MINIATURE, CERAMIC PACKAGE-2; CategoryPassive components Crystal/resonator; File Size75KB，2 Pages; ManufacturerSTATEK CORPORATION; Websitehttp://www.statek.com/; Environmental Compliance

Download Datasheet Parametric View All

CX4HG4CSM4-16.0M,-/-/200/I Overview

Parallel - Fundamental Quartz Crystal, 16MHz Nom, LEAD FREE, HERMETIC SEALED, ULTRA MINIATURE, CERAMIC PACKAGE-2

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1308670311
package instruction	LEAD FREE, HERMETIC SEALED, ULTRA MINIATURE, CERAMIC PACKAGE-2
Reach Compliance Code	compliant
Other features	AT-CUT CRYSTAL; TRAY; TAPE AND REEL
Ageing	10 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	200 µW
frequency stability	0.01%
frequency tolerance	200 ppm
load capacitance	10 pF
Manufacturer's serial number	CX4HGSM
Installation features	SURFACE MOUNT
Nominal operating frequency	16 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
physical size	L5.33XB2.16XH1.3 (mm)/L0.21XB0.085XH0.051 (inch)
Series resistance	75 Ω
surface mount	YES

Using FSMC bus for inter-chip communication: Now we need to use the FSMC bus to communicate between F4 (transmit) and F7 (receive). We hope to write directly into the SRAM of F7, but we don't know the SRAM address of F7. How should we operate th...; Mengmei stm32/stm8

PADS9.5 graphic tutorial: The PADS9.5 tutorial is a bit old...; 电子爱好者xx Download Centre

Silkscreen: I have a power management chip, the silk screen on it is DE=NOT, the package is SOT23-5, please help me take a look, thank you[/size][/font][/color]...; 曹伟1993 Power technology

I'm a newbie. I don't understand. I'm asking for help on the problem I encountered when making a spi receiving module in Verilog.: I'm a newbie and just started learning Verilog. I'm working on a SPI receiving module. I encountered a problem during the testing phase. I don't know how to use simulation to verify the received signa...; tzwilson98 FPGA/CPLD

Is there a good MCU with a clearer architecture?: Is there a good single chip with a clearer architecture?...; pengyongnet Suggestions & Announcements

How feasible is it for the United States to skip 5G and go directly to 6G?: As the title states, 5G requires a lot of infrastructure, and the United States is vast and sparsely populated. Is it possible to directly use satellites to lay out 6G?1. What are the differences betw...; Jacktang Wireless Connectivity

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components