PTN1005H2800DSWP datasheet, PDF

PTN1005H2800DSWP: DescriptionFixed Resistor, Thin Film, 0.25W, 280ohm, 100V, 0.5% +/-Tol, 50ppm/Cel, Surface Mount, 1005, CHIP; CategoryPassive components The resistor; File Size102KB，4 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

PTN1005H2800DSWP Overview

Fixed Resistor, Thin Film, 0.25W, 280ohm, 100V, 0.5% +/-Tol, 50ppm/Cel, Surface Mount, 1005, CHIP

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145044019917
package instruction	CHIP
Reach Compliance Code	compliant
Country Of Origin	USA
ECCN code	EAR99
YTEOL	7.35
Other features	ANTI-SULFUR; LASER TRIMMABLE; NON-INDUCTIVE
structure	Rectangular
JESD-609 code	e3
Installation features	SURFACE MOUNT
Number of terminals	2
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package height	0.838 mm
Package length	2.667 mm
Package form	SMT
Package width	1.27 mm
method of packing	Waffle Pack
Rated power dissipation(P)	0.25 W
Rated temperature	70 °C
resistance	280 Ω
Resistor type	FIXED RESISTOR
size code	1005
surface mount	YES
technology	THIN FILM
Temperature Coefficient	50 ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
Tolerance	0.5%
Operating Voltage	100 V

STM32 Application Experience STM32F107 and STM32F407 Hardware Compatibility Design Considerations: [i=s]This post was last edited by nich20xx on 2020-5-31 05:33[/i]1 Introduction The STM32F407xx and STM32F10XXX series maintain a relatively similar compatibility mode. All functional pins are pin-to-...; nich20xx stm32/stm8

How to choose the inductor for boost circuit? Only three formulas are needed: The BOOST power architecture is a very classic boost power solution. It is a switching power supply that uses the time ratio of the switch tube to maintain a stable output. It is widely used in electr...; wangerxian Power technology

Anlu SparkRoad Development Board Review (4) Use of ADC IP: EG4S20 has an ADC inside, which needs to be called in the form of IP. The FPGA IP core is used as a building block and connected with the logic you write. 　　Select "IP Generator" on the Tools menu of ...; cruelfox Domestic Chip Exchange

Detailed explanation of FPGA digital tube dynamic scanning attachment: Stopwatch function 1. Project background is the same as the previous project. 2. Design goal The development board or module has 8-bit digital tubes. This design needs to use 1 digital tube, namely di...; guyu_1 FPGA/CPLD

Chat with VICOR engineers about high power density, high-grade ZVS buck and buck-boost products: Delivery drones Delivery drones must deliver goods to designated recipients safely and reliably, wherever they are. The greater the distance and the greater the ability to handle heavier and larger lo...; eric_wang Power technology

How is signal shielding achieved in the college entrance examination?: [Source: ZTE Documents] It's the time of the college entrance examination again. Although the time of this year's college entrance examination has been postponed to July 7-8 due to the epidemic, the c...; eric_wang Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components