EEWORLDEEWORLDEEWORLD

Part Number

Search

252-7.3728M-12-50GS-TR

Description
Parallel - Fundamental Quartz Crystal, 7.3728MHz Nom, HC-49SM, SMD, 4 PIN
CategoryPassive components    Crystal/resonator   
File Size158KB,4 Pages
ManufacturerOscilent
Websitehttp://www.oscilent.com
Environmental Compliance  
Download Datasheet Parametric View All

252-7.3728M-12-50GS-TR Overview

Parallel - Fundamental Quartz Crystal, 7.3728MHz Nom, HC-49SM, SMD, 4 PIN

252-7.3728M-12-50GS-TR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1358233329
package instructionHC-49SM, SMD, 4 PIN
Reach Compliance Codecompliant
Other featuresAT-CUT; TR
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.003%
frequency tolerance50 ppm
load capacitance12 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency7.3728 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL12.5XB4.85XH4.0 (mm)/L0.492XB0.191XH0.157 (inch)
Series resistance120 Ω
surface mountYES
Oscilent Corporation | 252 - 255
Page 1 of 4
SMD Quartz Crystal
Series Number
Package
Description
Last Modified
252 ~ 255
.
FEATURES
- Cost effective
- Low profile
- Space saving design
- Tape and Reel
HC-49SM 4 Pad
SMD Quartz Crystal
Jan. 01 2002
.
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Frequency Range
Frequency Tolerance
Temperature Tolerance
Operating Temperature
Storage Temperature
Shunt Capacitance
Load Capacitance
Drive Level
Aging (First Year)
Insulation Resistance
CONDITIONS
.
f
O
Ref @ +25ºC
T
L
T
OPR
T
STG
C
O
C
L
D
L
@ +25ºC
I
R
CHARACTERISTICS
3.579545 ~ 70.00
±30 (Std.) / ±15 , ±50 (Option)
±50 (Std.) / ±30 , ±100 (Option)
-20 ~ +70 (Std.) / -40 ~+85 (Option)
-40 ~ +85
7.0 max.
18.0 (Std.) / 10 ~ 50 and Series (Option)
1.0 max.
±5.0
500 (DC100 ±10V) min.
UNITS
MHz
PPM
PPM
ºC
ºC
pF
pF
mW
PPM/Y
Mohm
.
TABLE 1 - OPERATION MODE AND MOTIONAL RESISTANCE (RS)
FREQUENCY RANGE (MHz)
3.579545 ~ 4.999
5.0 ~ 5.999
6.0 ~ 7.999
8.0 ~ 8.999
9.0 ~ 9.999
10.0 ~ 14.999
MODE
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
ohm max.
200
150
120
90
80
70
FREQUENCY RANGE (MHz)
15.0 ~ 15.999
16.0 ~ 23.999
24.0 ~ 30.999
24.0 ~ 40.32
24.576 ~ 29.999
30.0 ~ 70.0
MODE
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/BT
3rd OT/AT
3rd OT/AT
ohm max.
60
50
40
40
150
100
..
【Perf-V Review】8-segment digital tube
[i=s]This post was last edited by eew_3sqZMg on 2021-1-28 17:32[/i]There is really no seven-segment digital tube experiment in Pengfeng's demo. Maybe the big guys didn't pay attention to this kind of ...
eew_3sqZMg EE_FPGA Learning Park
Using FSMC bus for inter-chip communication
Now we need to use the FSMC bus to communicate between F4 (transmit) and F7 (receive). We hope to write directly into the SRAM of F7, but we don't know the SRAM address of F7. How should we operate th...
Mengmei stm32/stm8
There is voltage between the output voltage ground of the flyback power supply and the chassis
I would like to ask you, is it normal for the secondary output voltage ground of the flyback power supply to have a voltage of several tens of volts compared to the chassis? Is there any way to lower ...
easthewj Switching Power Supply Study Group
Problems in driving low-power three-phase brushless motors
A 4mm brushless motor is used in the design of a small robot. The main parameters are shown in the figure. The driver chips I have seen so far are all for motors of several watts. There is no similar ...
WHHU Motor Drive Control(Motor Control)
Notice on organizing the 2021 National Undergraduate Electronic Design Competition
Organizing committees of each competition area and relevant colleges and universities: The organizing committee of the National Undergraduate Electronic Design Competition (hereinafter referred to as ...
okhxyyo Electronics Design Contest
I'm a newbie. I don't understand. I'm asking for help on the problem I encountered when making a spi receiving module in Verilog.
I'm a newbie and just started learning Verilog. I'm working on a SPI receiving module. I encountered a problem during the testing phase. I don't know how to use simulation to verify the received signa...
tzwilson98 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号