CY26121
PacketClock™ Spread Spectrum Clock
Generator
Features
■
■
■
■
■
■
Benefits
■
■
■
■
■
Integrated phase-locked loop (PLL)
Low jitter, high-accuracy outputs
3.3V operation
25-MHz input frequency
66.66-MHz or 33.33-MHz selectable output frequency (orig,
-3,-11,-31)
33.33-MHz or 25-MHz selectable output frequency (-2,-21)
High-performance PLL tailored for Spread Spectrum appli-
cation
Meets critical timing requirements in complex system designs
Enables application compatibility
Works with commonly available crystal or driven reference
Downspread Spread Spectrum with 30-kHz nominal
modulation frequency
Table 1. Frequency Table for CLKA-D
Part Number
CY26121
CY26121-2
CY26121-3
CY26121-11
CY26121-21
CY26121-31
CLKSEL=0
66.66 MHz
33.33 MHz
66.66 MHz
66.66 MHz
33.33 MHz
66.66 MHz
CLKSEL=1
33.33
25.00
33.33
33.33
25.00
33.33
Spread%
–2.8%
–2.8%
–1.4%
–2.8%
–2.8%
–1.4%
Parallel Crystal Load
6 pF
6 pF
6 pF
15 pF
15 pF
15 pF
Logic Block Diagram
VDDL
25 MHz XIN
XOUT
OSC.
PLL
with
Modulation Control
CLKA
CLKB
CLKC
SSON
Flash Configuration
OUTPUT
MULTIPLEXER
AND
DIVIDERS
CLKD
VSSL
CLKSEL
REF
VDD
AVDD AVSS
VSS
Cypress Semiconductor Corporation
Document #: 38-07350 Rev. *A
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised May 22, 2008
[+] Feedback
CY26121
Pin Configuration
Figure 1. CY26121, 16-pin TSSOP
XIN
VDD
AVDD
CLKSEL
AVSS
VSSL
CLKA
CLKB
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
XOUT
NC
REF
VSS
CLKD
VDDL
SSON
CLKC
Table 2. Pin Definitions
Name
XIN
VDD
AVDD
CLKSEL
CLKSEL
AVSS
VSSL
CLK(A:D)
SSON
VDDL
VSS
REF
NC
XOUT
[1]
1
2
3
4 (orig., -11,-3,-31)
4 (-2, -21)
5
6
7,8,9,12
10
11
13
14
15
16
Pin Number
Reference input Or Crystal Input
3.3V Voltage Supply
3.3V Analog Voltage
0 = 66.66MHz out, 1 = 33.33 MHz Out. Weak pull up.
0 = 33.33MHz out, 1 = 25 MHz Out. Weak pull up.
Analog Ground
CLK Ground
Clock Outputs at V
DDL
level
Spread Spectrum Enable pin 0 = SS off; 1 = SS on. Weak pull up.
3.3V Clock Voltage Supply
Ground
Reference Output at V
DD
Level
No Connect
Crystal Output
Description
Document #: 38-07350 Rev. *A
Page 2 of 7
[+] Feedback
CY26121
Maximum Ratings
Exceeding maximum ratings may impair the useful life of the
device. These user guidelines are not tested.
Supply Voltage (V
DD
, AV
DD
, V
DDL
) ................... –0.5 to +7.0V
DC Input Voltage ......................................–0.5V to V
DD
+ 0.5
Storage Temperature
(Non-condensing) ....................................... –55°C to +125°C
Junction Temperature ................................ –40°C to +125°C
Data Retention at Tj = 125°C ................................> 10 years
Package Power Dissipation...................................... 350 mW
Static Discharge Voltage.......................................... > 2000V
(per MIL-STD-883, Method 3015)
Recommended Operating Conditions
Parameter
V
DD,
AV
DD
V
DDL
T
A
T
A
C
LOAD
F
ref
Supply voltage
Supply voltage for CLK (A-D)
Ambient temperature (commercial temp. grade)
Ambient Temperature (industrial temp grade)
Max. output load capacitance
Reference frequency
25
Description
Min
3.135
3.135
0
-40
Typ.
3.30
3.30
Max
3.465
3.465
70
85
15
Unit
V
V
°C
°C
pF
MHz
Crystal Specification
[2]
Parameter
CR
load
CR
load
ESR
Name
Crystal load capacitance (original, -2, -3)
Crystal load capacitance (-11,-21,-31)
Equivalent series resistance
Min
Typ
6
15
50
Max
Unit
pF
pF
Ω
DC Electrical Specifications
Parameter
I
OH
I
OL
I
IH
I
IL
V
IH
V
IL
C
IN[3]
R
UP[3]
I
DD
Description
Output High Current
Output Low Current
Input High Current
Input Low Current
Input High Voltage
Input Low Voltage
Input Capacitance
Pull up resistor on input pins
Supply Current
Condition
V
OH
= V
DD
– 0.5, V
DD
/V
DDL
=3.3V
V
OL
= 0.5, V
DD
/V
DDL
= 3.3V
V
IH
= V
DD
V
IL
= 0V
CMOS levels
CMOS levels
Input pins excluding XIN
V
DD
= 3.14 to 3.47V, measured at V
IN
=
0V
AV
DD
/V
DD
/V
DDL
Current.
80
100
42
0.7
0.3
7
150
60
Min
12
12
Typ.
24
24
5
10
50
Max
Unit
mA
mA
μA
μA
V
DD
V
DD
pF
kΩ
mA
Notes
1. Float XOUT if XIN is externally driven.
2. A fundamental parallel resonant crystal must be used
Document #: 38-07350 Rev. *A
Page 3 of 7
[+] Feedback
CY26121
AC Electrical Specifications
[3]
Parameter
DC
ER
EF
tj
Description
Output Duty Cycle
Rising Edge Rate
Falling Edge Rate
RMS Clock Cycle-to-Cycle
Jitter
Condition
Duty Cycle is defined in
Figure 2,
50% of V
DD
Output Clock Edge Rate, Measured from 20% to
80% of V
DD
, C
LOAD
= 15 pF See
Figure 3.
Output Clock Edge Rate, Measured from 80% to
20% of V
DD
, C
LOAD
= 15 pF See
Figure 3.
RMS cycle-to-cycle jitter with Spread on.
Measured at V
DD
/2.
Min
45
0.8
0.8
Typ.
50
1.4
1.4
15
40
Max
55
Unit
%
V/ns
V/ns
ps
Voltage and Timing Definitions
Figure 2. Duty Cycle Definition
t
1
t
2
V
DD
50% of V
DD
Clock
Output
0V
Figure 3. ER = (0.6 x V
DD
) /t3, EF = (0.6 x V
DD
) /t4
t
3
t
4
V
DD
80% of V
DD
20% of V
DD
0V
Clock
Output
Note
3. Guaranteed by Characterization, not 100% tested.
Document #: 38-07350 Rev. *A
Page 4 of 7
[+] Feedback
CY26121
Ordering Information
Ordering Code
CY26121ZC
[4]
CY26121ZCT
[4]
CY26121ZI
[4]
[4]
[4]
Package Type
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
16-pin TSSOP
16-pin TSSOP – Tape and Reel
Operating Range
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Industrial, –40°C to 85°C
Industrial, –40°C to 85°C
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Industrial, –40°C to 85°C
Industrial, –40°C to 85°C
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Industrial, –40°C to 85°C
Industrial, –40°C to 85°C
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Industrial, –40°C to 85°C
Industrial, –40°C to 85°C
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Industrial, –40°C to 85°C
Industrial, –40°C to 85°C
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Industrial, –40°C to 85°C
Industrial, –40°C to 85°C
Commercial, 0°C to 70°C
Commercial, 0°C to 70°C
Industrial, –40°C to 85°C
Industrial, –40°C to 85°C
CY26121ZIT
CY26121ZC-2
CY26121ZC-2T
[4]
CY26121ZI-2
[4]
CY26121ZI-2T
[4]
CY26121ZC-3
[4]
CY26121ZC-3T
[4]
CY26121ZI-3
[4]
CY26121ZI-3T
[4]
CY26121ZC-11
[4]
CY26121ZC-11T
[4]
CY26121ZC-21
[4]
CY26121ZC-21T
[4]
CY26121ZI-21
[4]
CY26121ZI-21T
[4]
CY26121ZC-31
[4]
CY26121ZC-31T
[4]
CY26121KZC-21
CY26121KZC-21T
CY26121KZI-21
CY26121KZI-21T
Pb-Free
CY26121ZXC-21
[4]
CY26121ZXC-21T
[4]
CY26121ZXI-21
[4]
CY26121ZXI-21T
[4]
CY26121KZXC-21
CY26121KZXC-21T
CY26121KZXI-21
CY26121KZXI-21T
Note
4. Not recommended for new designs.
Document #: 38-07350 Rev. *A
Page 5 of 7
[+] Feedback
京公网安备 11010802033920号
EEWORLD
