EEWORLDEEWORLDEEWORLD

Part Number

Search

2221B624K500NWM-HS

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.62uF, Surface Mount, 2221, CHIP
CategoryPassive components    capacitor   
File Size889KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Download Datasheet Parametric View All

2221B624K500NWM-HS Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.62uF, Surface Mount, 2221, CHIP

2221B624K500NWM-HS Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1891355525
package instruction, 2221
Reach Compliance Codecompliant
Country Of OriginMainland China, USA
ECCN codeEAR99
YTEOL6.85
capacitance0.62 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial number2221
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingWAFFLE PACK
positive tolerance10%
Rated (DC) voltage (URdc)50 V
GuidelineMIL-PRF-123
size code2221
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
X7R - COMMERCIAL - 16Vdc to 10KVdc
Stable EIA Class II dielectric, with +/-15% temperature
coefficient and predictable variation
of electrical properties with time, temperature and voltage. These chips are designed for
surface mount application with nickel barrier terminations suitable for solder wave, vapor
phase or reflow solder board attachment. Also available in silver-palladium terminations for
hybrid use with conductive epoxy. Class II X7R chips are used as decoupling, by-pass,
filtering and transient voltage suppression elements.
CAPACITANCE & VOLTAGE SELECTION FOR POPULAR CHIP SIZES
3 digit code: two significant digits, followed by number of zeros eg: 183 = 18,000 pF. R denotes decimal, eg. 2R7 = 2.7 pF
SIZE
Min Cap
0402 0504 0603 0805 1005 1206 1210 1515
121
.
024
1808
151
.065
684
564
394
274
184
124
823
563
563
393
273
153
472
272
561
331
151
.080
824
564
564
394
224
154
104
823
683
563
333
223
682
332
821
391
x
1812
151
.065
125
105
824
564
334
224
154
104
104
683
473
273
822
472
122
681
151
.100
155
125
125
824
564
394
224
184
154
124
683
473
153
682
122
122
x
1825
471
.080
185
155
155
125
824
684
474
334
334
224
124
823
273
123
472
152
821
471
.140
225
225
225
185
155
125
824
564
474
394
274
154
563
273
103
272
182
x
121
.044
393
333
333
333
153
103
121
.035
273
223
223
223
103
682
121
.054
124
104
104
683
333
273
153
123
123
822
472
272
121
.054
154
124
124
823
473
393
183
123
822
822
472
272
121
.064
334
274
274
184
104
683
473
273
223
183
103
682
222
102
121
.065
474
474
474
334
184
124
823
563
563
393
273
153
472
222
151
.130
125
105
824
684
564
394
274
224
154
124
823
563
183
822
152
122
T ma x
16V
25V
50V
100V
200V
V O LTA G E
562
472
472
472
222
152
250V
300V
400V
500V
600V
800V*
1000V*
1500V*
2000V*
3000V*
4000V*
5000V*
6000V*
7000V*
8000V*
9000V*
10000V*
MAX
CAP
&
Note:
“ x ”
denotes a special
thickness
(see
Tmax row above).
An
X is required in the part number. Please
refer
to page 10 for how to order.
* Units rated above 800V may require conformal coating in use to preclude arcing over the chip surface
NO T E : RE F E R T O P A GE S 1 0 & 1 1 F O R O RD E RI NG I NF O R MA T IO N
14
Catalog 09-08-PC
.
www.
N O V A C A P
.
com
Can the same timer realize two independent PWM pulses?
Currently, I want to use one timer to achieve two PWM outputs. The two PWM outputs have the same period, different phases (and can be adjusted), and the same pulse width. It is best to have PWM output...
bigbat MCU
Today's live broadcast: ADI inertial MEMS applications
Watch LiveLive broadcast time: October 21, 2020, 10:00-11:30 amLive broadcast topic: Things about inertial MEMS applicationsLive broadcast content:As many industry research reports say, "In 1993, ADI ...
zqy1111 Integrated technical exchanges
.DSN file is garbled when opened.
The file is garbled when opened with Cadance 16.6, how can I solve it? Urgent! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !...
强壮的章鱼 PCB Design
[GD32L233C-START Review] Introduction to onboard resources
[i=s]This post was last edited by paty on 2022-4-14 17:24[/i]Development board top view1. The main control chip of the development board is GD32L233CCT6 ; equipped with ARM-Cortex-M23 core, up to 64MH...
paty GD32 MCU
Live Q&A Summary: ADI MEMS Sensors Open a New Era of Conditional State Monitoring
Related live broadcast: [url=https://www.eeworld.com.cn/huodong/ADI_MEMS_20190509/index.html]Click to view[/url] [align=center][b]I. Voice Q&A section[/b][/align][align=center][media=x,500,375]https:/...
EEWORLD社区 Sensor
Loto practical tips (6) SPI decoding with oscilloscope + logic analyzer
SPI is a high-speed, full-duplex, synchronous communication bus, and only occupies four wires on the chip pins, saving the chip pins. SPI is widely used in circuit systems in master-slave mode. I anal...
LOTO2018 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号