WBDDSS4-B-02-1761-C-F datasheet, PDF

WBDDSS4-B-02-1761-C-F: DescriptionArray/Network Resistor, Bussed, 0.05W, 1760ohm, 100V, 0.25% +/-Tol, -50,50ppm/Cel, 0707,; CategoryPassive components The resistor; File Size273KB，4 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/

Download Datasheet Parametric View All

WBDDSS4-B-02-1761-C-F Overview

Array/Network Resistor, Bussed, 0.05W, 1760ohm, 100V, 0.25% +/-Tol, -50,50ppm/Cel, 0707,

Parameter Name	Attribute value
Objectid	818997266
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Chip
Network Type	Bussed
Number of terminals	8
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package height	0.406 mm
Package length	1.778 mm
Package form	SMT
Package width	1.778 mm
method of packing	Tray
Rated power dissipation(P)	0.05 W
resistance	1760 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	WBC-NETWORK
size code	0707
Temperature Coefficient	50 ppm/°C
Tolerance	0.25%
Operating Voltage	100 V

[EVK-NINA-B400 Evaluation Kit] + First Meeting: [i=s]This post was last edited by damiaa on 2021-5-14 11:34[/i][EVK-NINA-B400 Evaluation Kit] + First Meeting I got the EVK-NINA-B400 a few days ago. I made some preparations over the weekend and toda...; damiaa RF/Wirelessly

Core materials for high frequency magnetic components: Core materials for high frequency magnetic components...; zbz0529 Test/Measurement

msp430 LCD driver module: 1. Power saving (because the liquid crystal itself does not emit light, the power consumption is low) 2. Can only be driven by low-frequency AC voltage, DC will damage the LCD 3. Types: segment LCD, c...; 火辣西米秀 Microcontroller MCU

EEWORLD University Hall----Combining buck-boost topology and USB Type C? Power Delivery to achieve maximum power density: Combining buck-boost topology with USB Type C? Power Delivery to achieve maximum power density : https://training.eeworld.com.cn/course/27353...; hi5 Talking

Questions about FPGA configuration: As shown in Figure 1, are unused pins configured as "three-state input input" or "three-state input plus weak pull-up"? In Figure 2, why are these dual_purpose_pins set to "use as regular IO"? They ar...; 平漂流 EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components