Features .......................................................................................................................................................................................1
Ordering Information .....................................................................................................................................................................2
Dimensions and Patterns ― 3.2 x 2.5 mm .................................................................................................................................14
Dimensions and Patterns ― 5.0 x 3.2 mm .................................................................................................................................14
Dimensions and Patterns ― 7.0 x 5.0 mm .................................................................................................................................15
Additional Information .................................................................................................................................................................16
Revision History ..........................................................................................................................................................................17
Rev 1.07
Page 3 of 17
www.sitime.com
SiT3373
220 MHz to 725 MHz Ultra-low Jitter Differential VCXO
Electrical Characteristics
Table 2. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard
output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
220.000001
-15
-25
-35
-50
Operating Temperature Range
T_use
-20
-40
-40
-40
Supply Voltage
Vdd
2.97
2.70
2.52
2.25
Pull Range
Upper Control Voltage
Lower Control Voltage
Control Voltage Input Impedance
Control Voltage Input Bandwidth
Pull Range Linearity
Frequency Change Polarity
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Start-up Time
OE Enable/Disable Time
PR
VC_U
VC_L
VC_z
V_c
Lin
–
VIH
VIL
Z_in
DC
T_start
T_oe
70%
–
–
45
–
–
Typ.
–
–
–
–
–
–
–
–
–
3.30
3.00
2.80
2.50
Max.
725
+15
+25
+35
+50
+70
+85
+95
+105
Supply Voltage
3.63
3.30
3.08
2.75
V
V
V
V
ppm
Vdd
Vdd
MΩ
kHz
%
–
–
30%
-
55
3.0
3.8
Vdd
Vdd
kΩ
%
ms
µs
Measured from the time Vdd reaches its rated minimum value.
f = 322.265625 MHz. Measured from the time OE pin reaches
rated VIH and VIL to the time clock pins reach 90% of swing
and high-Z. See
Figure 9
and
Figure 10
Pin 2, OE
Pin 2, OE
Pin 2, OE logic high or logic low
Contact SiTime
for other input bandwidth options
See the APR (Absolute Pull Range)
Table 11.
Contact SiTime
for custom pull range options
Voltage at which maximum frequency deviation is guaranteed
Voltage at which minimum frequency deviation is guaranteed
Unit
MHz
ppm
ppm
ppm
ppm
°C
°C
°C
°C
Extended Industrial
Extended Commercial
Industrial
Condition
Accurate to 6 decimal places
Inclusive of initial tolerance, operating temperature, rated
power supply voltage, load variations, and first year aging
at 25°C, with VIN voltage at Vdd/2.
±15
ppm is only guaranteed for pull range up to
±100
ppm.
Frequency Range
Frequency Stability
Temperature Range
Voltage Control Characteristics
±25, ±50, ±80, ±100, ±150, ±200,
±400, ±800, ±1600, ±3200
90%
–
–
–
–
–
–
10
10
–
Positive Slope
–
–
100
–
–
–
–
10%
–
–
1.0
Input Characteristics
Output Characteristics
Startup and OE Timing
Rev 1.07
Page 4 of 17
www.sitime.com
SiT3373
220 MHz to 725 MHz Ultra-low Jitter Differential VCXO
Table 3. Electrical Characteristics – LVPECL Specific
Parameter
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
RMS Period Jitter
[4]
RMS Phase Jitter (random)
Symbol
Idd
I_OE
I_leak
I_driver
VOH
VOL
V_Swing
Tr, Tf
T_jitt
T_phj
–
0.220
0.270
ps
Min.
–
–
–
–
Vdd-1.15
Vdd-1.9
1.2
–
–
Typ.
–
–
0.15
–
–
–
1.6
225
1.0
Max.
97
63
–
32
Vdd-0.7
Vdd-1.5
2.0
290
1.6
Unit
mA
mA
A
mA
V
V
V
ps
ps
Condition
Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V
OE = Low
OE = Low
Maximum average current drawn from OUT+ or OUT-
See
Figure 5
See
Figure 5
See
Figure 6
20% to 80%, see
Figure 6
f = 322.265625 MHz, Vdd = 3.3 V or 2.5 V
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs, pull range =
±100
ppm.
Temperature ranges -20 to 70°C and -40 to 85°C
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs, pull range =
±100
ppm.
Temperature ranges -40 to 95°C and -40 to 105°C
f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10 GbE jitter
mask integration bandwidth = 1.875 MHz to 20 MHz,
all Vdd levels
f = 322.265625 MHz, Vdd = 3.3 V or 2.5 V
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs, pull range =
±100
ppm.
Temperature ranges -20 to 70°C and -40 to 85°C
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs, pull range =
±100
ppm.
Temperature ranges -40 to 95°C and -40 to 105°C
f = 322.265625 MHz, IEEE802.3-2005 10 GbE jitter mask
integration bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
This webinar introduces Qorvo's ActiveCiPS technology, which enables rapid modification of Qorvo ICs to meet customer design requirements. This presentation describes the advantages and benefits of Ac...
"Introduction to Switching Power Supplies" focuses on the practical design of switching power supplies, introduces the main circuit and control circuit of commonly used switching power supplies, and d...
The Pengfeng FPGA development board contains resources such as keys, LEDs, and RGB_LEDs for verification. Combining the key KEY with the RGB_LED can form a key to control the color of the RGB_LED.
Whe...
Hardware introduction:430 digital IO port:
MSP430F149 and MSP430F169 both have P1-P6, each 8 bits, for a total of 48 IO ports; there are a large number of IO ports available, so the 8-bit parallel dat...
[backcolor=white][color=#000000]The zero offset error is defined as the result obtained when converting a voltage at VREFLO. This fundamental error affects all conversions of the ADC, including full-s...
This live broadcast introduces the features and advantages of C2000's built-in programmable logic module CLB, solutions developed based on CLB to replace FPGA or CPLD, such as PTO frequency division o...
In our modern world filled with electronics, it is easy to take DC/DC power supplies for granted, as they are everywhere and always in use. However, the level of integration of the power supply int...[Details]
Tesla Model Y has been attracting much attention since its release in March this year. Model Y prototype exposed Recently, a Model Y prototype was spotted with a towing device, a feature Tesla had...[Details]
As people's attention and acceptance of electric vehicles (EVs) increases, related EV technologies have also developed rapidly. The batteries they are equipped with are becoming more powerful, and ...[Details]
The following is a program I wrote to realize one master and multiple slaves serial communication between multiple slave computers (single-chip microcomputers) and one host computer (PC). It uses...[Details]
According to Huawei whistleblower blogger @长安数码君, Huawei will announce the "My Huawei" App and some gaming technologies tomorrow. The blogger said that the "My Huawei" App integrates several previo...[Details]
1 Introduction With the popularity of various vehicles such as cars, the demand for vehicle navigation equipment has become increasingly strong. As a vehicle-mounted device, it must not only have rel...[Details]
TSMC held its 2021 annual technology seminar online today and announced future new process progress, with new news coming for 6nm, 5nm, 4nm, 3nm, and 2nm. 2nm is currently the commanding heights t...[Details]
In the 5G era, the old problem of whether to choose 3G or 4G that troubled users when changing their phones around 2013-2014 has reappeared: when we change our phones, should we continue to choose th...[Details]
The industry-leading RISC-V processor, platform and solution provider: Shanghai Saifang Technology Co., Ltd. officially released the latest CPU core business plan, and simultaneously launched the S2 ...[Details]
Using Silicon Lab's patented CIP-51 microcontroller core, you can use the standard 803x/805x assembler and compiler for software development. CIP-51 adopts a pipeline structure, which greatly impr...[Details]
Although there are theoretically infinite ways to implement a modern GPU, the only way to be effective is to understand the problem and start to make it a reality. The problems faced in manufacturing...[Details]
Overall system design 1) The controller of this design uses 51 single-chip microcomputer 2) ADC0808 collects the voltage division of the photoresistor The weaker the light intensity, the more LEDs wi...[Details]
According to foreign media reports, the United States Patent and Trademark Office (USPTO) published a new Apple patent application for a smart headlight system for semi-autonomous and fully autonomou...[Details]
The LPC1788 has 3 independent oscillators. They are the main oscillator, the internal RC oscillator, and the RTC oscillator. After reset, the LPC1788 will run with the internal RC oscillator until it...[Details]
In the first quarter, panel companies from Taiwan and South Korea released their performance results, which showed that AUO and Innolux from Taiwan and Samsung Display and LGD from South Korea all su...[Details]
RF/Wirelessly
京公网安备 11010802033920号
EEWORLD
