EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SIT9375AE-02A3-1810-050.000000E

Description
XO, Clock,
CategoryPassive components    oscillator   
File Size1MB,23 Pages
ManufacturerSiTime
Download Datasheet Parametric View All

SIT9375AE-02A3-1810-050.000000E Overview

XO, Clock,

SIT9375AE-02A3-1810-050.000000E Parametric

Parameter NameAttribute value
Objectid145207830330
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.79
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency50 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
physical size2.5mm x 2.0mm x 0.9mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Share the idea of msp430 ultrasonic ranging
Initialize the CD and display the LOGO;give a trigger signal to the ultrasonic module;detect the output signal of the ultrasonic module, if the detection is high, start the timer; if the detection is ...
Aguilera Microcontroller MCU
VHDL Program Example
...
至芯科技FPGA大牛 FPGA/CPLD
Avnet&On semi takes you to see the future, 3 industry trends you must know! The event has started~
AvnetOn semi takes you to see the future, 3 industry trends you must know!Click here to enter the event Event time: From now until October 15, 2019 Activity Rules: (1) Go to the event page, select dif...
EEWORLD社区 Automotive Electronics
FPGA Technical Documentation
I'm learning about FPGA recently. The attached is a technical manual....
Fred_1977 EE_FPGA Learning Park
【TI CC3200-LAUNCHXL Review】 Industrial IoT Device Target Assessment - Test
The following is an analysis and test of CC3200-LAUNCHXL's TCP throughput, SmartConfig network configuration, and expansion with the national cryptographic coprocessor. Transmission performance testAf...
Jacktang Wireless Connectivity
Detailed explanation of Altera series FPGA chip IP core
...
至芯科技FPGA大牛 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号