EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SIT3521AI-1C23022Y340.000000T

Description
LVPECL Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,45 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AI-1C23022Y340.000000T Overview

LVPECL Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN

SIT3521AI-1C23022Y340.000000T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145145121742
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.79
Other featuresENABLE/DISABLE FUNCTION
maximum descent time0.29 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency340 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.29 ns
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Using STM32's MPU (Memory Protection Unit) to implement code isolation and access control
Problem/Goal and SolutionObjective: Only allow "high-level functions" to access data in OTP, other applications cannot directly read OTP contentExample @ F413-Nucleo, F401-NucleoTarget environmentThe ...
nmg stm32/stm8
FPGA embedded system design.part1.rar
FPGA embedded system design.part1.rar...
zxopenljx EE_FPGA Learning Park
Patents are born from innovation
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] People often breed fish and shrimps, which often die in large numbers due to water pollution. Even the fish tanks at home need t...
lorant Mobile and portable
Playing with Zynq Serial 43——[ex62] Image Laplace Edge Extraction of OV5640 Camera
1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...
ove学习使我快乐 FPGA/CPLD
[NXP Rapid IoT Review] + First try of mobile APP
After learning that I had the honor to participate in the NXP Rapid IoT evaluation, I started to install the mobile APP. According to my previous experience, I chose to use my mobile phone to log in t...
hujj RF/Wirelessly
Working Principle of Transformer
Hello, analog electronics experts, I am here to bother you again. Figure 1 below is an RLC oscillation circuit. Switch S2 is turned on at 5A current, the on time is 20us, and the rest of the time is i...
c1036783304 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号