1206B201M251LRAR datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> 1206B201M251LRAR

1206B201M251LRAR: DescriptionCeramic Capacitor, Multilayer, Ceramic, 250V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.0002uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT; CategoryPassive components capacitor; File Size110KB，2 Pages; ManufacturerKnowles; Websitehttp://www.knowles.com; Environmental Compliance

Download Datasheet Parametric View All

1206B201M251LRAR Overview

Ceramic Capacitor, Multilayer, Ceramic, 250V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.0002uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT

1206B201M251LRAR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1993813670
package instruction	,
Reach Compliance Code	compliant
Country Of Origin	Mainland China, USA
ECCN code	EAR99
YTEOL	6
capacitance	0.0002 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
Manufacturer's serial number	1206
Installation features	THROUGH HOLE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	AMMO PACK
positive tolerance	20%
Rated (DC) voltage (URdc)	250 V
surface mount	NO
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal shape	WIRE

Preview

Download Datasheet

View All

RADIAL LEADED - COMMERCIAL

NOVACAP RoHS compliant small case Radial Leaded Capacitors are available in COG, X7R and X8R

characteristics. Conformal coating and lead mounting provide a rugged configuration for optimum

performance, with high capacitance efficiency per KV rating. Units are designed for commercial/industrial

use to 5 KV, with application in power supply and voltage multiplier circuits. High reliability versions with

restricted capacitance ranges are also available. Please refer to other NOVACAP literature, or consult the

factory.

LEAD CONFIGURATION AND SIZE OPTIONS

LEAD STYLE

AVAILABLE

IN SIZES

0805

1812

AVAILABLE

IN SIZE

2225

LEAD STYLE

102K

2000V

LEAD STYLE

AVAILABLE

IN SIZE

1206

LD AVAILABLE

103K

SIZES

000V

0805

1206

1210

LQ -1206 only

LEAD STYLE

0805

.150 (3.81)

.100 (2.54)

.200 (5.08)

.100 (2.54)

.020 (0.51)

1.00 (25.4)

.060 (1.50)

0805

.150 (3.81)

.100 (2.54)

.250 (6.35)

.200 (5.08)

.020 (0.51)

1.00 (25.4)

.060 (1.50)

1206

.200 (5.08)

.150 (3.81)

.125 (3.18)

.250 (6.35)

.100 (2.54)

.020 (0.51)

1.00 (25.4)

.060 (1.50)

1206

.200 (5.08)

.150 (3.81)

.125 (3.18)

.250 (6.35)

.200 (5.08)

.020 (0.51)

1.00 (25.4)

.060 (1.50)

1206

.200 (5.08)

.150 (3.81)

.125 (3.18)

.250 (6.35)

.020 (0.51)

1.00 (25.4)

.060 (1.50)

1210

.200 (5.08 )

.200 (5.08)

.175 (4.45)

.300 (7.62)

.200 (5.08)

.020 (0.51)

1.00 (25.4)

.060 (1.50)

1812

.300 (7.62)

.250 (6.35)

.200 (5.08)

.350 (8.89)

.200 (5.08)

.025 (0.635)

1.00 (25.4)

.060 (1.50)

2225

.350 (8.89)

.200 (5.08)

.500 (12.70)

.200 (5.08)

.025 (0.635)

1.00 (25.4)

.060 (1.50)

SIZE

W MAX.

H MAX.

T MAX.

HS MAX.

S +/- .020

WD +/- .002

L MIN.

P MAX.

Dimensions in inches; bracketed dimensions in millimeters.

Catalog 09-08-PC

w w w .

A C A P

. c om

Recommended Resources

FPGA Advanced Timing Synthesis Tutorial.pdf: FPGA Advanced Timing Synthesis Tutorial.pdf...; zxopenljx EE_FPGA Learning Park

[GD32L233C-START Review] 6. Fingerprint Management System (2) - Added brightness adjustment: The previous article has completed the basic functions of the fingerprint management system. This article adds screen brightness adjustment function based on the previous article. The brightness adjus...; xinmeng_wit GD32 MCU

[Sipeed LicheeRV 86 Panel Review] 15. lvgl calendar control and weather display: This article combines the HTTP request weather data (through the "Xinzhi Weather" website) and lvgl display of pictures and time from my previous two articles , and adds calendar display and real-time...; sonicfirr Domestic Chip Exchange

Can RTthread be ported to nrf51822?: The official website provides the driver, but I don’t know how to transplant it? http://packages.rt-thread.org/detail.html?package=sht3x...; caizhiwei Real-time operating system RTOS

A bug solution for CH548/CH549 ADC routine: Use the official routine to measure the external voltage, using the AIN1 channel, which is the P1.1 pin. Use two resistors to divide the voltage externally and input it to the P1.1 pin. The actual mea...; 火辣西米秀 Domestic Chip Exchange

[Project source code] BMP2mif file software, convenient for using ROM to store image data and display: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components