SIT9045AMR23-XXSEA150.000000 datasheet, PDF

SIT9045AMR23-XXSEA150.000000: DescriptionLVCMOS Output Clock Oscillator, 150MHz Nom, PQFN, 4 PIN; CategoryPassive components oscillator; File Size789KB，13 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT9045AMR23-XXSEA150.000000 Overview

LVCMOS Output Clock Oscillator, 150MHz Nom, PQFN, 4 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145140012642
package instruction	DILCC4,.1,83
Reach Compliance Code	unknown
Other features	STANDBY; ENABLE/DISABLE FUNCTION
maximum descent time	2 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	150 MHz
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Oscillator type	LVCMOS
Output load	15 pF
Encapsulate equivalent code	DILCC4,.1,83
physical size	3.2mm x 2.5mm x 0.85mm
longest rise time	2 ns
Filter level	AEC-Q100
Maximum supply voltage	3.63 V
Minimum supply voltage	2.25 V
surface mount	YES
maximum symmetry	57/43 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

IPC-7525 Chinese Document: Dear experts, if anyone has the IPC-7525 standard document, I need to learn it urgently. Please provide it and send it to me. Thank you very much!...; DANDAN12300 Download Centre

6μA Quiescent Current 1.8A Switching Current Boost Converter: [i=s]This post was last edited by Jacktang on 2020-7-21 07:31[/i]The TPS61322xx is a synchronous boost converter with only 6.5μA quiescent current. The TPS61322xx can provide a power solution for prod...; Jacktang Analogue and Mixed Signal

JTAG/SWD/ISP/SWIM details the four programming methods of MCU: JTAG/SWD/ISP/SWIM details the four programming methods of MCULY1941514572 2020-02-27 20:18:52 6097 Collection 30 Category: # STM32 copyrightJTAG/SWD/ISP/SWIM details the four programming methods of MC...; 三亚东北人 stm32/stm8

Create a flexible EDGE data receiver(Part 3): EDGE in softwareEnabling a fully-software EDGE data receiver implementation has many advantages. Design can be iterated without effecting the terminal''s hardware design while optimizing for performan...; fly RF/Wirelessly

Research on dual-output dual-closed-loop current-controlled DC/DC converter: The load cross-regulation performance of multi-output power supplies has not been well solved, which brings difficulties to load applications with high asymmetry requirements. According to the closed-...; zbz0529 Power technology

Live data collection: ADI digital active noise reduction headphone solution: Live broadcast collection Award-winning live broadcast: ADI digital active noise reduction headphone solutionLive playback:Click to watchLive Documentation: Click to downloadLive QA:Questioner Questio...; EEWORLD社区 ADI Reference Circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components