EEWORLDEEWORLDEEWORLD

Part Number

Search

74LVCH16374ADGG,11

Description
buffers & line drivers 16b D type flip flop 5V tol input/output
Categorylogic    logic   
File Size140KB,20 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

74LVCH16374ADGG,11 Overview

buffers & line drivers 16b D type flip flop 5V tol input/output

74LVCH16374ADGG,11 Parametric

Parameter NameAttribute value
Brand NameNXP Semiconduc
MakerNXP
Parts packaging codeTSSOP
package instructionTSSOP, TSSOP48,.3,20
Contacts48
Manufacturer packaging codeSOT362-1
Reach Compliance Codecompli
Is SamacsysN
seriesLVC/LCX/Z
JESD-30 codeR-PDSO-G48
JESD-609 codee4
length12.5 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
Maximum Frequency@Nom-Su100000000 Hz
MaximumI(ol)0.024 A
Humidity sensitivity level1
Number of digits8
Number of functions2
Number of ports2
Number of terminals48
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP48,.3,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Prop。Delay @ Nom-Su7 ns
propagation delay (tpd)7.5 ns
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)1.65 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width6.1 mm
Base Number Matches1
74LVC16374A; 74LVCH16374A
16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
Rev. 11 — 16 January 2013
Product data sheet
1. General description
The 74LVC16374A and 74LVCH16374A are 16-bit edge-triggered flip-flops featuring
separate D-type inputs with bus hold (74LVCH16374A only) for each flip-flop and 3-state
outputs for bus-oriented applications. It consists of two sections of eight positive
edge-triggered flip-flops. A clock input (nCP) and an output enable (nOE) are provided for
each octal.
The flip-flops store the state of their individual D-inputs that meet the set-up and hold time
requirements on the LOW-to-HIGH clock (CP) transition.
When pin nOE is LOW, the contents of the flip-flops are available at the outputs. When pin
nOE is HIGH, the outputs go to the high-impedance OFF-state. Operation of input nOE
does not affect the state of the flip-flops.
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be
applied to the outputs. These features allow the use of these devices in mixed 3.3 V and
5 V applications.
Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused
inputs.
2. Features and benefits
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 V to 3.6 V
CMOS low power consumption
Multibyte flow-through standard pinout architecture
Low inductance multiple supply pins for minimum noise and ground bounce
Direct interface with TTL levels
All data inputs have bus hold (74LVCH16374A only)
High-impedance outputs when V
CC
= 0 V
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-B exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Specified from
40 C
to +85
C
and
40 C
to +125
C

74LVCH16374ADGG,11 Related Products

74LVCH16374ADGG,11 74LVCH16374ABX,518 74LVCH16374ADGG:11 74LVCH16374ADL,112 74LVC16374ADL,118 74LVC16374ADGG,112
Description buffers & line drivers 16b D type flip flop 5V tol input/output flip flops D-type 3.3V 7.5ns flip flops IC 16bit edge trig D FF flip flops 16-bit 5V tol. I/O flip flops 3.3V 16-bit pos flip flops IC 16bit edge trig D FF
Brand Name NXP Semiconduc NXP Semiconduc NXP Semiconduc NXP Semiconduc NXP Semiconduc NXP Semiconduc
Maker NXP NXP NXP NXP NXP NXP
Parts packaging code TSSOP QFN TSSOP SSOP SSOP TSSOP
package instruction TSSOP, TSSOP48,.3,20 HVBCC, LGA60,8X12,20 6.10 MM, PLASTIC, MO-153, SOT362-1, TSSOP-48 SSOP, SSOP48,.4 SSOP, SSOP48,.4 TSSOP, TSSOP48,.3,20
Contacts 48 QFN 48 48 48 48
Manufacturer packaging code SOT362-1 SOT1134-2 SOT362-1 SOT370-1 SOT370-1 SOT362-1
Reach Compliance Code compli compli unknow compli compli compli
Is Samacsys N - N N N N
series LVC/LCX/Z LVC/LCX/Z - LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z
JESD-30 code R-PDSO-G48 R-PBCC-B60 - R-PDSO-G48 R-PDSO-G48 R-PDSO-G48
JESD-609 code e4 e3 - e4 e4 e4
length 12.5 mm 6 mm - 15.875 mm 15.875 mm 12.5 mm
Load capacitance (CL) 50 pF 50 pF - 50 pF 50 pF 50 pF
Logic integrated circuit type BUS DRIVER BUS DRIVER - BUS DRIVER BUS DRIVER BUS DRIVER
Maximum Frequency@Nom-Su 100000000 Hz 100000000 Hz - 100000000 Hz 100000000 Hz 100000000 Hz
MaximumI(ol) 0.024 A 0.024 A - 0.024 A 0.024 A 0.024 A
Humidity sensitivity level 1 2 - 1 1 1
Number of digits 8 8 - 8 8 8
Number of functions 2 2 - 2 2 2
Number of ports 2 2 - 2 2 2
Number of terminals 48 60 - 48 48 48
Maximum operating temperature 125 °C 125 °C - 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C - -40 °C -40 °C -40 °C
Output characteristics 3-STATE 3-STATE - 3-STATE 3-STATE 3-STATE
Output polarity TRUE TRUE - TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP HVBCC - SSOP SSOP TSSOP
Encapsulate equivalent code TSSOP48,.3,20 LGA60,8X12,20 - SSOP48,.4 SSOP48,.4 TSSOP48,.3,20
Package shape RECTANGULAR RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE - SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing TAPE AND REEL TAPE AND REEL - TUBE TAPE AND REEL TUBE
Peak Reflow Temperature (Celsius) 260 NOT SPECIFIED - 260 260 260
power supply 3.3 V 3.3 V - 3.3 V 3.3 V 3.3 V
Prop。Delay @ Nom-Su 7 ns 7 ns - 7 ns 7 ns 7 ns
propagation delay (tpd) 7.5 ns 7.5 ns - 7.5 ns 7.5 ns 7.5 ns
Certification status Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 0.5 mm - 2.8 mm 2.8 mm 1.2 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V - 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 1.65 V 1.65 V - 1.2 V 1.2 V 1.2 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V - 2.7 V 2.7 V 2.7 V
surface mount YES YES - YES YES YES
technology CMOS CMOS - CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE - AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) MATTE TIN - NICKEL PALLADIUM GOLD Nickel/Palladium/Gold (Ni/Pd/Au) NICKEL PALLADIUM GOLD
Terminal form GULL WING BUTT - GULL WING GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm - 0.635 mm 0.635 mm 0.5 mm
Terminal location DUAL BOTTOM - DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED - 30 30 30
Trigger type POSITIVE EDGE POSITIVE EDGE - POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 6.1 mm 4 mm - 7.5 mm 7.5 mm 6.1 mm
Base Number Matches 1 - 1 1 1 1
Is it Rohs certified? - conform to conform to conform to conform to conform to

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号