HVC5020L9425CBBU datasheet, PDF

HVC5020L9425CBBU: DescriptionFixed Resistor, Metal Glaze/thick Film, 2W, 94200000ohm, 5000V, 0.25% +/-Tol, -200,200ppm/Cel, 5020,; CategoryPassive components The resistor; File Size352KB，2 Pages; ManufacturerOhmcraft

Download Datasheet Parametric View All

HVC5020L9425CBBU Overview

Fixed Resistor, Metal Glaze/thick Film, 2W, 94200000ohm, 5000V, 0.25% +/-Tol, -200,200ppm/Cel, 5020,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	229469525
Reach Compliance Code	not_compliant
ECCN code	EAR99
structure	Chip
JESD-609 code	e0
Number of terminals	2
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package height	0.76 mm
Package length	12.7 mm
Package form	SMT
Package width	5.08 mm
method of packing	Bulk
Rated power dissipation(P)	2 W
resistance	94200000 Ω
Resistor type	FIXED RESISTOR
series	HVC
size code	5020
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	200 ppm/°C
Terminal surface	Tin/Lead (Sn63Pb37) - with Nickel (Ni) barrier
Tolerance	0.25%
Operating Voltage	5000 V

Common power symbols and their meanings: Power symbols, are you still confused? Commonly used power symbols are attached! In circuit design, there are always various power symbols, which often confuse people. Today, the editor has sorted out...; 成都亿佰特 Switching Power Supply Study Group

EEWORLD University - Teach you how to learn LittleVGL: Teach you how to learn LittleVGL step by step : https://training.eeworld.com.cn/course/5682LittlevGL is a free and open source graphics library that provides everything you need to create embedded GUI...; 桂花蒸 MCU

Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug.pdf: Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...; 雷北城 FPGA/CPLD

5. Common Emitter Amplifier Circuit: 1. The structure of the triode, the relationship between the currents of each pole of the triode, the characteristic curve, and the amplification conditions. 2. The role of components, the purpose of ...; wang27349715 Analog electronics

CPLD technology and its application.pdf: CPLD technology and its application.pdf...; zxopenljx EE_FPGA Learning Park

FPGA Design and Implementation of HDLC Control Protocol.pdf: FPGA Design and Implementation of HDLC Control Protocol.pdfClear Format...; zxopenljx EE_FPGA Learning Park

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components