phase locked loops - pll dual band RF tssop-24
| Parameter Name | Attribute value |
| Is it lead-free? | Lead free |
| Is it Rohs certified? | conform to |
| Maker | Silicon Laboratories Inc |
| Parts packaging code | TSSOP |
| package instruction | TSSOP, |
| Contacts | 24 |
| Reach Compliance Code | compli |
| Samacsys Descripti | Phase Locked Loops - PLL RF synthesizer with RF1/RF2/IF outpu |
| Analog Integrated Circuits - Other Types | PHASE LOCKED LOOP |
| JESD-30 code | R-PDSO-G24 |
| length | 7.8 mm |
| Number of functions | 1 |
| Number of terminals | 24 |
| Maximum operating temperature | 85 °C |
| Minimum operating temperature | -40 °C |
| Package body material | PLASTIC/EPOXY |
| encapsulated code | TSSOP |
| Package shape | RECTANGULAR |
| Package form | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH |
| Peak Reflow Temperature (Celsius) | 260 |
| Certification status | Not Qualified |
| Maximum seat height | 1.2 mm |
| Maximum supply voltage (Vsup) | 3.6 V |
| Minimum supply voltage (Vsup) | 2.7 V |
| Nominal supply voltage (Vsup) | 3 V |
| surface mount | YES |
| Temperature level | INDUSTRIAL |
| Terminal form | GULL WING |
| Terminal pitch | 0.65 mm |
| Terminal location | DUAL |
| Maximum time at peak reflow temperature | 40 |
| width | 4.4 mm |
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
京公网安备 11010802033920号
EEWORLD
