PHT2010E5232WGW datasheet, PDF

Datasheet> All Categories > Passive components> The resistor> PHT2010E5232WGW

PHT2010E5232WGW: DescriptionFixed Resistor, Thin Film, 0.2W, 52300ohm, 300V, 0.05% +/-Tol, 30ppm/Cel, Surface Mount, 2010, CHIP; CategoryPassive components The resistor; File Size117KB，6 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

PHT2010E5232WGW Overview

Fixed Resistor, Thin Film, 0.2W, 52300ohm, 300V, 0.05% +/-Tol, 30ppm/Cel, Surface Mount, 2010, CHIP

PHT2010E5232WGW Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145011269518
package instruction	CHIP
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	ANTI-SULFUR
structure	Rectangular
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	2
Maximum operating temperature	230 °C
Minimum operating temperature	-55 °C
Package height	0.4 mm
Package length	5.08 mm
Package form	SMT
Package width	2.54 mm
method of packing	WAFFLE PACK
Rated power dissipation(P)	0.2 W
Rated temperature	215 °C
resistance	52300 Ω
Resistor type	FIXED RESISTOR
size code	2010
surface mount	YES
technology	THIN FILM
Temperature Coefficient	30 ppm/°C
Terminal surface	Gold (Au) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
Tolerance	0.05%
Operating Voltage	300 V

Preview

Download Datasheet

View All

PHT

www.vishay.com

Vishay Sfernice

High Stability - High Temperature (230 °C)

Thin Film Wraparound Chip Resistors, Sulfur Resistant

FEATURES

• Operating temperature range:



-55 °C; +215 °C

• Storage temperature: -55 °C; +230 °C

• Gold terminations (< 1 μm thick)

• 5 sizes available (0402, 0603, 0805, 1206,

2010); other sizes upon request

• Temperature coefficient down to 15 ppm



(-55 °C; +215 °C)

• Tolerance down to 0.05 %

• Load life stability: 0.35 % max. after 2000 h at 220 °C

(ambient) at Pn

• Shelf life stability: 0.7 % typ. (1 % max.) after 15 000 h at

230 °C

• SMD wraparound

• TCR remains constant after long term storage at 230 °C

(15 000 h)

• Sulfur resistant (per ASTM B809-95 humid vapor test)

• Material categorization: for definitions of compliance

please see

www.vishay.com/doc?99912

DESIGN SUPPORT TOOLS

Models

Available

click logo to get started

INTRODUCTION

For applications such as down hole applications, the need

for parts able to withstand very severe conditions

(temperature as high as 215 °C powered or up to 230 °C

un-powered) has leaded Vishay Sfernice to push out the

limit of the thin film technology.

Designers might read the application note: Power

Dissipation Considerations in High Precision Vishay

Sfernice Thin Film Chip Resistors and Arrays

(P, PRA etc…) (High Temperature Application)

www.vishay.com/doc?53047

in conjunction with this

datasheet to help them to properly design their PCBs and

get the best performances of the PHT.

Vishay Sfernice R&D engineers will be willing to support any

customer design considerations.

STANDARD ELECTRICAL SPECIFICATIONS

MODEL

PHT0402

PHT0603

PHT0805

PHT1206

PHT2010

SIZE

0402

0603

0805

1206

2010

RESISTANCE

RANGE



10 to 130K

10 to 320K

10 to 720K

10 to 2.7M

10 to 7.5M

RATED POWER

(1)(2)

215 °C

0.0189

0.0375

0.06

0.1

0.2

(4)

LIMITING ELEMENT

VOLTAGE

150

200

300

TOLERANCE

(2)

±%

0.05, 0.1, 0.5, 1

TEMPERATURE

COEFFICIENT

(3)

± ppm/°C

10, 15, 25, 30, 50, 55

Notes

(1)

For power handling improvement, please refer to application note 53047: “Power Dissipation Considerations in High Precision Vishay

Sfernice Thin Film Chip Resistors and Arrays (High Temperature Applications)”

www.vishay.com/doc?53047

and consult Vishay Sfernice

(2)

See Table 2 on next page

(3)

See Table 1 on next page

(4)

It is possible to dissipate up to 0.3 W, but there will be an additional drift of 0.1 % after load life

CLIMATIC SPECIFICATIONS

Operating temperature range

Storage temperature range

-55 °C; +215 °C

-55 °C; +230 °C

MECHANICAL SPECIFICATIONS

Substrate

Resistive Element

Passivation

Protection

Terminations

Alumina

Nichrome (NiCr)

Silicon nitride (Si

)

Epoxy + silicone

Gold (< 1 μm) over nickel barrier

PERFORMANCE VS. HUMID SULFUR VAPOR

Test conditions

Test results

Revision: 03-Jan-2019

50 °C ± 2 °C, 85 % ± 4 % RH,

exposure time 500 h

Resistance drift < (0.05 %

+ 0.05

),

no corrosion products observed

Note

• For other terminations, please consult

Document Number: 53050

For technical questions, contact:

sferthinfilm@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT

www.vishay.com/doc?91000

Recommended Resources

Internal structure circuit diagram based on PS501 chip

The fourth Y-△ step-down starting circuit with arc flashover short circuit protection function

Relay button multi-ground control circuit

One LED indicates four logic states

LDS-A type safety electronic mousetrap circuit

Computer motherboard circuit diagram 815 1_31

I would like to ask how to set up Xnet in allegro: I would like to ask how to set up Xnet in allegro...; asionl PCB Design

The problem of STM8L151k4t6 with programmed code being damaged by soldering?: [table=98%] [tr][td] [align=center] [/align] [color=#333333][size=16px][align=center][color=rgb(102, 102, 102)][ size=18px][color=#4183c4][url=][img=16,0]http://bbs.elecfans.com/template/elecfans_2018...; 轻轻飘过shn stm32/stm8

DSP28335 external interrupt configuration process: 28335 External Interrupt Basic Features 7 maskable interrupt sources and 1 non-maskable external interrupt sourceGPIO0-31 optional interrupt sources are XINT1 (maskable interrupt), XINT2 and XNMI (non...; fish001 DSP and ARM Processors

Electromagnetic compatibility design and rectification countermeasures and case analysis: This book provides a relatively systematic introduction to electromagnetic compatibility design from the aspects of component selection, circuit design, printed circuit board design, grounding, shield...; arui1999 Download Centre

Award-winning live broadcast: TI DLP technology innovation and new applications in automobiles, 10-year DLP senior engineer explains for you: Live broadcast time July 28 (Tuesday) 20:00-21:30 ( The live broadcast you want to watch in the evening is here) Live AgendaIntroducing DLP automotive products, their applications in automobiles and r...; nmg TI Technology Forum

Circuit PCB Design: The two development boards communicate with each other through a network cable. Now we need to design the two boards into one board, eliminating the crystal head and network cable, connect the network...; dabing88 PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components