MA-141-009-245-A7200 datasheet, PDF

MA-141-009-245-A7200: DescriptionBoard Connector; CategoryThe connector The connector; File Size1MB，3 Pages; ManufacturerAirBorn

Download Datasheet Parametric View All

MA-141-009-245-A7200 Overview

Board Connector

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	7001187246
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.08 inch
subject depth	0.135 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact completed and terminated	Tin/Lead (Sn/Pb)
Contact point gender	FEMALE
contact mode	RECTANGULAR
Contact resistance	26 mΩ
Contact style	RND PIN-SKT
Durability	500 Cycles
Filter function	NO
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
insulator material	POLYPHENYLENE SULFIDE
JESD-609 code	e0
Plug contact pitch	0.05 inch
Plug information	MULTIPAL MATING PARTS AVAILBLE
Mixed contacts	NO
Installation option 2	LOCKSCREW
Installation type	CABLE
Number of connectors	ONE
Number of rows loaded	1
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Options	WITH CABLE ASSEMBLY
Plating thickness	50u inch
Rated current (signal)	3 A
Guideline	MIL
Termination type	WIRE
Total number of contacts	9
Maximum wire diameter	25 AWG
Evacuation force-minimum value	2.78 N

【STM32WB55 Review】_05_UART register configuration experiment: The development board evaluated in this event, the STM32WB55 Nucleo Pack, is provided by STMicroelectronics. Thanks to STMicroelectronics for supporting EEWorld’s evaluation! [/b][/align][align=left][...; lvxinn2006 stm32/stm8

Choosing the right bypass capacitor for high-speed circuit design: Attached is Micron's technical document "Selecting the Right Bypass Capacitor for High-Speed Circuit Designs". Highlights: 1. Two methods for calculating the capacitance of bypass capacitors are intro...; nathanzhang Analog electronics

Summary: littleshrimp plays with domestic FPGA (Gaoyun): Updated on: 2021-11-13@littleshrimpHas anyone tried the Litchitang Tang Nano 4K domestic FPGA development board? The first domestic FPGA chip Sipeed Tang Nano 4K running routine The second pitfall of ...; nmg Domestic Chip Exchange

EEWORLD University Hall--In-depth and Easy-to-understand FPGA Video Tutorial 2020 Edition (Privileged Students): Easy-to-understand FPGA video tutorial 2020 version (privileged students) : https://training.eeworld.com.cn/course/5856In 2009, the fledgling student Quanhui was "a newborn calf who is not afraid of t...; 抛砖引玉 FPGA/CPLD

Lesson 2: Basic knowledge of 5G standards: [p=32, null, left][color=rgb(43, 43, 43)][font=simsun, arial, helvetica, clean, sans-serif][img]http://d.ifengimg.com/q100/img1.ugc.ifeng.com/newugc/20190219/12/wemedia/7 74875ed7bf8cc95e4b2b64ddf33fa...; 中移模组 Wireless Connectivity

Xunwei i.MX6ULL Terminator Process Basics - Process Creation: A process refers to a running program, the smallest unit of resource allocation. You can view running processes through commands such as "ps" or "top". A thread is the smallest scheduling unit of the ...; 遥寄山川 ARM Technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components