ADVANCED INFORMATION
IS25LP256
256MBIT
3V SERIAL FLASH MEMORY WITH 166MHZ MULTI I/O SPI
& DTR INTERFACE
ADVANCED DATA SHEET
ADVANCED INFORMATION
IS25LP256
256MBIT
3V SERIAL FLASH MEMORY WITH 166MHZ MULTI I/O SPI &
DTR INTERFACE
ADVANCED INFORMATION
FEATURES
Industry Standard Serial Interface
-
IS25LP256: 256Mbit/32Mbyte
-
3 or 4 Byte Addressing Mode
-
Supports Standard SPI, Fast, Dual, Dual
I/O, Quad, Quad I/O, SPI DTR, Dual I/O
DTR, Quad I/O DTR, and QPI
-
Software & Hardware Reset
-
Supports Serial Flash Discoverable
Parameters (SFDP)
High Performance Serial Flash (SPI)
-
80MHz Normal Read
-
Up to166Mhz Fast Read
-
Up to 80MHz DTR (Dual Transfer Rate)
-
Equivalent Throughput of 664 Mb/s
-
Selectable Dummy Cycles
-
Configurable Drive Strength
-
Supports SPI Modes 0 and 3
-
More than 100,000 Erase/Program Cycles
-
More than 20-year Data Retention
Flexible & Efficient Memory Architecture
-
Chip Erase with Uniform: Sector/Block
Erase (4/32/64 Kbyte)
-
Program 1 to 256 Byte per Page
-
Program/Erase Suspend & Resume
Efficient Read and Program modes
-
Low Instruction Overhead Operations
-
Continuous Read 8/16/32/64 Byte Burst
-
Selectable Burst Length
-
QPI for Reduced Instruction Overhead
-
AutoBoot operation
Low Power with Wide Temp. Ranges
-
Single 2.30V to 3.60V Voltage Supply
-
10 mA Active Read Current
-
8 µA Standby Current
-
1 µA Deep Power Down
-
Temp Grades:
Extended: -40°C to +105°C
Extended+: -40°C to +125°C
Auto Grade: up to +125°C
Note: Extended+ should not be used for Automotive
Advanced Security Protection
-
Software and Hardware Write Protection
-
Advanced Sector Protection
-
Top/Bottom Block protection and
Complement
-
Individual Block/Sector unlock
-
Power Supply Lock Protection
-
4x256 Byte Dedicated Security Area
with User-lockable Bits, (OTP) One
Time Programmable Memory
-
128 bit Unique ID for Each Device (call
factory)
Industry Standard Pin-out & Packages
-
M =16-pin SOIC 300mil
-
L = 8-contact WSON 8x6mm
-
G = 24-ball TFBGA 6x8mm (4x6 ball array)
-
KGD (Call Factory)
Integrated Silicon Solution, Inc.- www.issi.com
Rev.00A
1/16/2014
2
ADVANCED INFORMATION
IS25LP256
GENERAL DESCRIPTION
The IS25LP256 Serial Flash memory offers a versatile storage solution with high flexibility and performance in a
simplified pin count package. ISSI’s “Industry Standard Serial Interface” Flash is for systems that require limited
space, a low pin count, and low power consumption. The device is accessed through a 4-wire SPI Interface
consisting of a Serial Data Input (SI), Serial Data Output (SO), Serial Clock (SCK), and Chip Enable (CE#) pins,
which can also be configured to serve as multi-I/O (see pin descriptions).
The device supports Dual and Quad I/O as well as standard, Dual Output, and Quad Output SPI. Clock
frequencies of up to 166MHz allow for equivalent clock rates of up to 664MHz (166MHz x 4) which equates to
over 80Mbytes/data throughput. The IS25xP series of Flash adds support for DTR (Double Transfer Rate)
commands that transfer addresses and read data on both edges of the clock. These transfer rates can
outperform 16-bit Parallel Flash memories allowing for efficient memory access to support XIP (execute in
place) operation.
The memory array is organized into programmable pages of 256 bytes. This family supports page program
mode where 1 to 256 bytes of data are programmed in a single command. QPI (Quad Peripheral Interface)
supports 2-cycle instruction further reducing instruction times. Pages can be erased in groups of 4Kbyte
sectors, 32Kbyte blocks, 64Kbyte blocks, and/or the entire chip. The uniform sector and block architecture
allows for a high degree of flexibility so that the device can be utilized for a broad variety of applications
requiring solid data retention.
GLOSSARY
Standard SPI
In this operation, a 4-wire SPI Interface is utilized, consisting of Serial Data Input (SI), Serial Data Output (SO),
Serial Clock (SCK), and Chip Enable (CE#) pins. Instructions are sent via the SI pin to encode instructions,
addresses, or input data to the device. The SO pin is used to read data or to check the status of the device.
This device supports SPI bus operation modes (0,0) and (1,1).
Mutil I/O SPI
Multi-I/O operation utilizes an enhanced SPI protocol to allow the device to function with Dual Output, Dual Input
and Output, Quad Output, and Quad Input and Output capability. Executing these instructions through SPI
mode will achieve double or quadruple the transfer bandwidth for READ and PROGRAM operations.
Quad I/O QPI
The device enables QPI protocol by issuing an “Enter QPI mode (35h)” command. The QPI mode uses four IO
pins for input and output to decrease SPI instruction overhead and increase output bandwidth. SI and SO pins
become bidirectional IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3 respectively during QPI
mode. Issuing an “Exit QPI (F5h) command will cause the device to exit QPI mode. Power Reset or
Hardware/Software Reset can also return the device into the standard SPI mode.
DTR
In addition to SPI and QPI features, the device also supports SPI DTR READ. SPI DTR allows high data
throughput while running at lower clock frequencies. SPI DTR READ mode uses both rising and falling edges of
the clock to drive output, resulting in reducing the input and output cycles by half.
Programmable drive strength and Selectable burst setting.
The IS25LP256 offers programmable output drive strength and selectable burst (wrap) length features to
increase the efficiency and performance of READ operation. The driver strength and burst setting features are
controlled by setting the Read Registers. A total of six different drive strengths and four different burst sizes
(8/16/32/64 Byte) are available for selection.
Integrated Silicon Solution, Inc.- www.issi.com
Rev.00A
1/16/2014
3
ADVANCED INFORMATION
IS25LP256
PIN CONFIGURATION
HOLD# (IO3)
HOLD# or RESET# (IO3)
(2)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SCK
SI (IO0)
NC
NC
NC
NC
GND
WP# (IO2)
(1)
(1)
Vcc
RESET#/NC
(3)
NC
NC
NC
CE#
SO (IO1)
16-pin SOIC 300mil
Notes:
1. According to the P7 bit setting in Read Register, either HOLD# (P7=0) or RESET# (P7=1) pin can be selected.
2. For the dedicated parts that don’t have the additional RESET# pin on pin3, either HOLD# or RESET# pin can be
selected on pin1 by the P7 bit setting in Read Register when QE=0. For the dedicated parts with additional
RESET# pin on pin3, only HOLD# pin is selected for pin1 regardless of the P7 bit of Read Register when QE=0.
3. The dedicated parts have additional RESET# pin (pin3) on 16-pin SOIC 300mil package. For the parts, Function
Register Bit0 (RESET# Enable/Disable) will be set to “0”. The RESET# pin is independent of the P7 bit of Read
Register and QE bit of Status Register. The RESET# pin has an internal pull-up resistor and may be left floating if
not used. Call Factory for the RESET# pin option.
Integrated Silicon Solution, Inc.- www.issi.com
Rev.00A
1/16/2014
4
ADVANCED INFORMATION
IS25LP256
Top View, Balls Facing Down
Top View, Balls Facing Down
A1
NC
B1
A2
NC
B2
A3
(2)
A4
NC
B4
RESET#
B3
A2
NC
A3
NC
B3
A4
(2)
A5
NC
B5
RESET#
B4
NC
C1
SCK
C2
GND
C3
VCC
C4
B1
B2
NC
NC
D1
SCK
C2
GND
C3
VCC
C4
NC
C5
CE#
D2
NC
D3
WP#(IO2)
D4
C1
NC
NC
E1
CE#
D2
NC
D3
WP#(IO2)
D4
NC
D5
SO(IO1)
E2
HOLD# or
SI(IO0)
RESET# (IO3)
E3
E4
(1)
D1
NC
E1
SO(IO1)
E2
SI(IO0)
E3
HOLD# or
RESET# (IO3)
E4
(1)
NC
E5
NC
F1
NC
F2
NC
F3
NC
F4
NC
NC
NC
NC
NC
NC
NC
NC
NC
4x6 Ball Array
5x5 Ball Array
24-ball TFBGA 6x8mm
Notes:
1. For the dedicated parts that don’t have the additional RESET# pin on ball A3, either HOLD# (P7=0) or RESET#
(P7=1) pin can be selected on ball D4 by the P7 bit setting in Read Register when QE=0. For the dedicated parts
with additional RESET# pin on ball A3, only HOLD# pin is selected for ball D4 regardless of the P7 bit of Read
Register when QE=0.
2. The dedicated parts have additional RESET# pin (ball A3) on 24-ball TFBGA 6x8mm package. For the parts,
Function Register Bit0 (RESET# Enable/Disable) will be set to “0”. The RESET# pin is independent of the P7 bit
of Read Register and QE bit of Status Register. The RESET# pin has an internal pull-up resistor and may be left
floating if not used. Call Factory for the RESET# pin option.
Integrated Silicon Solution, Inc.- www.issi.com
Rev.00A
1/16/2014
5